/* This file auto-generated from insns.dat by insns.pl - don't edit it */

#include "nasm.h"
#include "insns.h"

static const struct itemplate instrux_RESB[1] = {
    /*   0 : RESB imm [          resb                              ] PSEUDO */
        /* 340 : PSEUDO */
        {I_RESB, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72978, 0, 32},
};

static const struct itemplate instrux_RESW[1] = {
    /*   0 : RESW imm [          resb                              ] PSEUDO */
        /* 340 : PSEUDO */
        {I_RESW, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72978, 0, 33},
};

static const struct itemplate instrux_RESD[1] = {
    /*   0 : RESD imm [          resb                              ] PSEUDO */
        /* 340 : PSEUDO */
        {I_RESD, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72978, 0, 34},
};

static const struct itemplate instrux_RESQ[1] = {
    /*   0 : RESQ imm [          resb                              ] PSEUDO */
        /* 340 : PSEUDO */
        {I_RESQ, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72978, 0, 35},
};

static const struct itemplate instrux_REST[1] = {
    /*   0 : REST imm [          resb                              ] PSEUDO */
        /* 340 : PSEUDO */
        {I_REST, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72978, 0, 36},
};

static const struct itemplate instrux_RESO[1] = {
    /*   0 : RESO imm [          resb                              ] PSEUDO */
        /* 340 : PSEUDO */
        {I_RESO, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72978, 0, 37},
};

static const struct itemplate instrux_RESY[1] = {
    /*   0 : RESY imm [          resb                              ] PSEUDO */
        /* 340 : PSEUDO */
        {I_RESY, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72978, 0, 38},
};

static const struct itemplate instrux_RESZ[1] = {
    /*   0 : RESZ imm [          resb                              ] PSEUDO */
        /* 340 : PSEUDO */
        {I_RESZ, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72978, 0, 39},
};

static const struct itemplate instrux_EQU[3] = {
    /*   0 : EQU imm ignore PSEUDO */
        /* no bytecode : PSEUDO */
        {I_EQU, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73482, 0, 41},
    /*   1 : EQU imm:imm ignore PSEUDO */
        /* no bytecode : PSEUDO */
        {I_EQU, 2, {IMM_NORMAL|COLON,IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+73482, 0, 42},
    /*   2 : EQU spec4 ignore PSEUDO,DFV */
        /* no bytecode : PSEUDO,DFV */
        {I_EQU, 1, {IMMEDIATE|FOURBITS,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73482, 1, 43},
};

static const struct itemplate instrux_NOP[7] = {
    /*   0 : NOP void [          osz norexb nof3 90                ] BESTDIS,8086 */
        /* 330 314 326 001(90) : BESTDIS,8086 */
        {I_NOP, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66387, 2, 47},
    /*   1 : NOP rm16 [m:        o16 0f 1f /0                      ] BESTDIS,P6 */
        /* 320 355 001(1f) 200 : BESTDIS,P6 */
        {I_NOP, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66399, 4, 49},
    /*   2 : NOP rm32 [m:        o32 0f 1f /0                      ] BESTDIS,P6 */
        /* 321 355 001(1f) 200 : BESTDIS,P6 */
        {I_NOP, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66405, 4, 50},
    /*   3 : NOP rm64 [m:        o64 0f 1f /0                      ] LONG,BESTDIS,PROT,X86_64 */
        /* 324 355 001(1f) 200 : LONG,BESTDIS,PROT,X86_64 */
        {I_NOP, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66411, 5, 51},
    /*   4 : NOP imm,reg16,rm16 [irm:      o16 0f ibn /r                     ] SM1-2,UNDOC,P6 */
        /* 320 355 300 121 : SM1,SM2,UNDOC,P6 */
        {I_NOP, 3, {IMM_NORMAL,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+72569, 648, 7655},
    /*   5 : NOP imm,reg32,rm32 [irm:      o32 0f ibn /r                     ] SM1-2,UNDOC,P6 */
        /* 321 355 300 121 : SM1,SM2,UNDOC,P6 */
        {I_NOP, 3, {IMM_NORMAL,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+72574, 648, 7656},
    /*   6 : NOP imm,reg64,rm64 [irm:      o64 0f ibn /r                     ] SM1-2,LONG,PROT,UNDOC,X86_64 */
        /* 324 355 300 121 : SM1,SM2,LONG,PROT,UNDOC,X86_64 */
        {I_NOP, 3, {IMM_NORMAL,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+72579, 649, 7657},
};

static const struct itemplate instrux_NOP2[1] = {
    /*   0 : NOP2 void [          norexb nof3 66 90                 ] ND,386 */
        /* 314 326 361 001(90) : 386 */
        {I_NOP2, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66393, 3, 48},
};

static const struct itemplate instrux_MOV[84] = {
    /*   0 : MOV reg_al,mem_offs [-i:       o8 a0 iwdq                        ] SM0-1,NOAPX,8086 */
        /* 001(a0) 045 : SM0,SM1,NOAPX,8086 */
        {I_MOV, 2, {REG_AL|RN_L16,MEM_OFFS,0,0,0}, NO_DECORATOR, nasm_bytecodes+72584, 6, 54},
    /*   1 : MOV reg_ax,mem_offs [-i:       o16 a1 iwdq                       ] SM0-1,NOAPX,8086 */
        /* 320 001(a1) 045 : SM0,SM1,NOAPX,8086 */
        {I_MOV, 2, {REG_AX|RN_L16,MEM_OFFS,0,0,0}, NO_DECORATOR, nasm_bytecodes+71319, 6, 55},
    /*   2 : MOV reg_eax,mem_offs [-i:       o32 a1 iwdq                       ] SM0-1,NOAPX,ZU,386 */
        /* 321 001(a1) 045 : SM0,SM1,NOAPX,ZU,386 */
        {I_MOV, 2, {REG_EAX|RN_L16,MEM_OFFS,0,0,0}, NO_DECORATOR, nasm_bytecodes+71324, 7, 56},
    /*   3 : MOV reg_rax,mem_offs [-i:       o64 a1 iwdq                       ] SM0-1,NOAPX,ZU,LONG,PROT,X86_64 */
        /* 324 001(a1) 045 : SM0,SM1,NOAPX,ZU,LONG,PROT,X86_64 */
        {I_MOV, 2, {REG_RAX|RN_L16,MEM_OFFS,0,0,0}, NO_DECORATOR, nasm_bytecodes+71329, 8, 57},
    /*   4 : MOV mem_offs,reg_al [i-:       o8 a2 iwdq                        ] SM0-1,NOAPX,NOHLE,8086 */
        /* 001(a2) 044 : SM0,SM1,NOAPX,NOHLE,8086 */
        {I_MOV, 2, {MEM_OFFS,REG_AL|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+72588, 9, 58},
    /*   5 : MOV mem_offs,reg_ax [i-:       o16 a3 iwdq                       ] SM0-1,NOAPX,NOHLE,8086 */
        /* 320 001(a3) 044 : SM0,SM1,NOAPX,NOHLE,8086 */
        {I_MOV, 2, {MEM_OFFS,REG_AX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71334, 9, 59},
    /*   6 : MOV mem_offs,reg_eax [i-:       o32 a3 iwdq                       ] SM0-1,NOAPX,NOHLE,386 */
        /* 321 001(a3) 044 : SM0,SM1,NOAPX,NOHLE,386 */
        {I_MOV, 2, {MEM_OFFS,REG_EAX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71339, 10, 60},
    /*   7 : MOV mem_offs,reg_rax [i-:       o64 a3 iwdq                       ] SM0-1,NOAPX,LONG,NOHLE,PROT,X86_64 */
        /* 324 001(a3) 044 : SM0,SM1,NOAPX,LONG,NOHLE,PROT,X86_64 */
        {I_MOV, 2, {MEM_OFFS,REG_RAX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71344, 11, 61},
    /*   8 : MOV rm8,reg8 [mr:       hlexr o8 88 /r                    ] SM0-1,8086 */
        /* 271 001(88) 101 : SM0,SM1,8086 */
        {I_MOV, 2, {RM_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+71349, 12, 70},
    /*   9 : MOV rm16,reg16 [mr:       hlexr o16 89 /r                   ] SM0-1,8086 */
        /* 271 320 001(89) 101 : SM0,SM1,8086 */
        {I_MOV, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66417, 12, 71},
    /*  10 : MOV rm32,reg32 [mr:       hlexr o32 89 /r                   ] SM0-1,386 */
        /* 271 321 001(89) 101 : SM0,SM1,386 */
        {I_MOV, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66423, 13, 72},
    /*  11 : MOV rm64,reg64 [mr:       hlexr o64 89 /r                   ] SM0-1,LONG,PROT,X86_64 */
        /* 271 324 001(89) 101 : SM0,SM1,LONG,PROT,X86_64 */
        {I_MOV, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+66429, 14, 73},
    /*  12 : MOV reg8,rm8 [rm:       o8 8a /r                          ] SM0-1,8086 */
        /* 001(8a) 110 : SM0,SM1,8086 */
        {I_MOV, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66443, 12, 74},
    /*  13 : MOV reg16,rm16 [rm:       o16 8b /r                         ] SM0-1,8086 */
        /* 320 001(8b) 110 : SM0,SM1,8086 */
        {I_MOV, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66988, 12, 75},
    /*  14 : MOV reg32,rm32 [rm:       o32 8b /r                         ] SM0-1,386 */
        /* 321 001(8b) 110 : SM0,SM1,386 */
        {I_MOV, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66994, 13, 76},
    /*  15 : MOV reg64,rm64 [rm:       o64 8b /r                         ] SM0-1,LONG,PROT,X86_64 */
        /* 324 001(8b) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_MOV, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+67000, 14, 77},
    /*  16 : MOV reg64,udword64 [ri:       o32 b8+r id,u                     ] SM0,ND,SM1,OPT,LONG,PROT,X86_64 */
        /* 321 010 270(265  : SM0,SM1,OPT,LONG,PROT,X86_64 */
        {I_MOV, 2, {REG_GPR|BITS64,UDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+71354, 15, 78},
    /*  17 : MOV reg64,sdword64 [mi:       o64 c7 /0 id,s                    ] ND,SM0-1,SDWORD,OPT,LONG,PROT,X86_64 */
        /* 324 001(c7) 200 255 : SM0,SM1,SDWORD,OPT,LONG,PROT,X86_64 */
        {I_MOV, 2, {REG_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+54866, 16, 79},
    /*  18 : MOV reg8,imm8 [ri:       o8 b0+r ib                        ] SM0-1,8086 */
        /* 010 260(021  : SM0,SM1,8086 */
        {I_MOV, 2, {REG_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+72592, 12, 80},
    /*  19 : MOV reg16,imm16 [ri:       o16 b8+r iw                       ] SM0-1,8086 */
        /* 320 010 270(031  : SM0,SM1,8086 */
        {I_MOV, 2, {REG_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71359, 12, 81},
    /*  20 : MOV reg32,imm32 [ri:       o32 b8+r id                       ] SM0-1,386 */
        /* 321 010 270(041  : SM0,SM1,386 */
        {I_MOV, 2, {REG_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+71364, 13, 82},
    /*  21 : MOV reg64,imm64 [ri:       o64 b8+r iq                       ] SM0-1,LONG,PROT,X86_64 */
        /* 324 010 270(055  : SM0,SM1,LONG,PROT,X86_64 */
        {I_MOV, 2, {REG_GPR|BITS64,IMM_NORMAL|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+71369, 14, 83},
    /*  22 : MOV reg8,imm8|abs [ri:       o8 b0+r ib                        ] ND,SM0-1,8086 */
        /* 010 260(021  : SM0,SM1,8086 */
        {I_MOV, 2, {REG_GPR|BITS8,IMM_NORMAL|BITS8|ABS,0,0,0}, NO_DECORATOR, nasm_bytecodes+72592, 12, 84},
    /*  23 : MOV reg16,imm16|abs [ri:       o16 b8+r iw                       ] SM0,ND,SM1,8086 */
        /* 320 010 270(031  : SM0,SM1,8086 */
        {I_MOV, 2, {REG_GPR|BITS16,IMM_NORMAL|BITS16|ABS,0,0,0}, NO_DECORATOR, nasm_bytecodes+71359, 12, 85},
    /*  24 : MOV reg32,imm32|abs [ri:       o32 b8+r id                       ] SM0,ND,SM1,386 */
        /* 321 010 270(041  : SM0,SM1,386 */
        {I_MOV, 2, {REG_GPR|BITS32,IMM_NORMAL|BITS32|ABS,0,0,0}, NO_DECORATOR, nasm_bytecodes+71364, 13, 86},
    /*  25 : MOV reg64,imm64|abs [ri:       o64 b8+r iq                       ] ND,SM0-1,LONG,PROT,X86_64 */
        /* 324 010 270(055  : SM0,SM1,LONG,PROT,X86_64 */
        {I_MOV, 2, {REG_GPR|BITS64,IMM_NORMAL|BITS64|ABS,0,0,0}, NO_DECORATOR, nasm_bytecodes+71369, 14, 87},
    /*  26 : MOV rm8,imm8 [mi:       hlexr o8 c6 /0 ib                 ] SM0-1,8086 */
        /* 271 001(c6) 200 021 : SM0,SM1,8086 */
        {I_MOV, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66435, 12, 92},
    /*  27 : MOV rm16,imm16 [mi:       hlexr o16 c7 /0 iw                ] SM0-1,8086 */
        /* 271 320 001(c7) 200 031 : SM0,SM1,8086 */
        {I_MOV, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+54851, 12, 93},
    /*  28 : MOV rm32,imm32 [mi:       hlexr o32 c7 /0 id                ] SM0-1,386 */
        /* 271 321 001(c7) 200 041 : SM0,SM1,386 */
        {I_MOV, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+54858, 13, 94},
    /*  29 : MOV rm64,sdword64 [mi:       hlexr o64 c7 /0 id,s              ] SM0-1,LONG,PROT,X86_64 */
        /* 271 324 001(c7) 200 255 : SM0,SM1,LONG,PROT,X86_64 */
        {I_MOV, 2, {RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+54865, 14, 95},
    /*  30 : MOV reg32,reg_creg [mr:       rex.l 0f 20 /r                    ] NOREX,NOAPX,NOLONG,PRIV,386 */
        /* 334 355 001(20) 101 : NOREX,NOAPX,NOLONG,PRIV,386 */
        {I_MOV, 2, {REG_GPR|BITS32|RN_L16,REG_CREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67377, 274, 1658},
    /*  31 : MOV reg_creg,reg32 [rm:       rex.l 0f 22 /r                    ] NOREX,NOAPX,NOLONG,PRIV,386 */
        /* 334 355 001(22) 110 : NOREX,NOAPX,NOLONG,PRIV,386 */
        {I_MOV, 2, {REG_CREG|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67383, 274, 1659},
    /*  32 : MOV reg64,reg_creg [mr:       o64nw 0f 20 /r                    ] LONG,PRIV,PROT,X86_64 */
        /* 323 355 001(20) 101 : NWSIZE,LONG,PRIV,PROT,X86_64 */
        {I_MOV, 2, {REG_GPR|BITS64,REG_CREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+67389, 275, 1660},
    /*  33 : MOV reg_creg,reg64 [rm:       o64nw 0f 22 /r                    ] LONG,PRIV,PROT,X86_64 */
        /* 323 355 001(22) 110 : NWSIZE,LONG,PRIV,PROT,X86_64 */
        {I_MOV, 2, {REG_CREG,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+67395, 275, 1661},
    /*  34 : MOV reg32,reg_dreg [mr:       0f 21 /r                          ] NOREX,NOAPX,NOLONG,PRIV,386 */
        /* 355 001(21) 101 : NOREX,NOAPX,NOLONG,PRIV,386 */
        {I_MOV, 2, {REG_GPR|BITS32|RN_L16,REG_DREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67402, 274, 1662},
    /*  35 : MOV reg_dreg,reg32 [rm:       0f 23 /r                          ] NOREX,NOAPX,NOLONG,PRIV,386 */
        /* 355 001(23) 110 : NOREX,NOAPX,NOLONG,PRIV,386 */
        {I_MOV, 2, {REG_DREG|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67408, 274, 1663},
    /*  36 : MOV reg64,reg_dreg [mr:       o64nw 0f 21 /r                    ] LONG,PRIV,PROT,X86_64 */
        /* 323 355 001(21) 101 : NWSIZE,LONG,PRIV,PROT,X86_64 */
        {I_MOV, 2, {REG_GPR|BITS64,REG_DREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+67401, 275, 1664},
    /*  37 : MOV reg_dreg,reg64 [rm:       o64nw 0f 23 /r                    ] LONG,PRIV,PROT,X86_64 */
        /* 323 355 001(23) 110 : NWSIZE,LONG,PRIV,PROT,X86_64 */
        {I_MOV, 2, {REG_DREG,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+67407, 275, 1665},
    /*  38 : MOV reg32,reg_treg [mr:       0f 24 /r                          ] ND,NOREX,NOAPX,NOLONG,OBSOLETE,386 */
        /* 355 001(24) 101 : NOREX,NOAPX,NOLONG,OBSOLETE,386 */
        {I_MOV, 2, {REG_GPR|BITS32|RN_L16,REG_TREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71834, 276, 1666},
    /*  39 : MOV reg_treg,reg32 [rm:       0f 26 /r                          ] ND,NOREX,NOAPX,NOLONG,OBSOLETE,386 */
        /* 355 001(26) 110 : NOREX,NOAPX,NOLONG,OBSOLETE,386 */
        {I_MOV, 2, {REG_TREG|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71839, 276, 1667},
    /*  40 : MOV mem16,reg_sreg [mr:       8c /r                             ] 8086 */
        /* 001(8c) 101 : 8086 */
        {I_MOV, 2, {MEMORY|BITS16,REG_SREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+71900, 23, 1762},
    /*  41 : MOV reg16,reg_sreg [mr:       o16 8c /r                         ] 8086 */
        /* 320 001(8c) 101 : 8086 */
        {I_MOV, 2, {REG_GPR|BITS16,REG_SREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+71899, 23, 1763},
    /*  42 : MOV reg32,reg_sreg [mr:       optd o32 8c /r                    ] 386 */
        /* 337 321 001(8c) 101 : 386 */
        {I_MOV, 2, {REG_GPR|BITS32,REG_SREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+67509, 3, 1764},
    /*  43 : MOV reg64,reg_sreg [mr:       optd o64 8c /r                    ] LONG,386,X86_64 */
        /* 337 324 001(8c) 101 : LONG,PROT,X86_64 */
        {I_MOV, 2, {REG_GPR|BITS64,REG_SREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+67515, 24, 1765},
    /*  44 : MOV reg_sreg,mem16 [rm:       8e /r                             ] 8086 */
        /* 001(8e) 110 : 8086 */
        {I_MOV, 2, {REG_SREG,MEMORY|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67535, 23, 1766},
    /*  45 : MOV reg_sreg,reg16 [rm:       optw o16 8e /r                    ] 8086 */
        /* 336 320 001(8e) 110 : 8086 */
        {I_MOV, 2, {REG_SREG,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67521, 23, 1767},
    /*  46 : MOV reg_sreg,reg32 [rm:       optw o32 8e /r                    ] 386 */
        /* 336 321 001(8e) 110 : 386 */
        {I_MOV, 2, {REG_SREG,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+67527, 3, 1768},
    /*  47 : MOV reg_sreg,reg64 [rm:       optw o64 8e /r                    ] LONG,386,X86_64 */
        /* 336 324 001(8e) 110 : LONG,PROT,X86_64 */
        {I_MOV, 2, {REG_SREG,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+67533, 24, 1769},
    /*  48 : MOV kreg8,krm8 [rm:       vex.l0.0f.ko8 90 /r              ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(90) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_MOV, 2, {OPMASKREG|BITS8|RN_L16,RM_OPMASK|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65281, 498, 4427},
    /*  49 : MOV kreg8,krm8 [rm:       evex.l0.0f.ko8 90 /r              ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(90) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_MOV, 2, {OPMASKREG|BITS8,RM_OPMASK|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29614, 499, 4427},
    /*  50 : MOV kreg16,krm16 [rm:       vex.l0.0f.ko16 90 /r             ] ND,ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(90) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_MOV, 2, {OPMASKREG|BITS16|RN_L16,RM_OPMASK|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65288, 500, 4428},
    /*  51 : MOV kreg16,krm16 [rm:       evex.l0.0f.ko16 90 /r             ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(90) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_MOV, 2, {OPMASKREG|BITS16,RM_OPMASK|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29623, 501, 4428},
    /*  52 : MOV kreg32,krm32 [rm:       vex.l0.0f.ko32 90 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 201) 001(90) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_MOV, 2, {OPMASKREG|BITS32|RN_L16,RM_OPMASK|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65295, 502, 4429},
    /*  53 : MOV kreg32,krm32 [rm:       evex.l0.0f.ko32 90 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(90) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_MOV, 2, {OPMASKREG|BITS32,RM_OPMASK|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29632, 503, 4429},
    /*  54 : MOV kreg64,krm64 [rm:       vex.l0.0f.ko64 90 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 200) 001(90) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_MOV, 2, {OPMASKREG|BITS64|RN_L16,RM_OPMASK|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65302, 502, 4430},
    /*  55 : MOV kreg64,krm64 [rm:       evex.l0.0f.ko64 90 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(90) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_MOV, 2, {OPMASKREG|BITS64,RM_OPMASK|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29641, 503, 4430},
    /*  56 : MOV mem8,kreg8 [mr:       vex.l0.0f.ko8 91 /r              ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(91) 101 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_MOV, 2, {MEMORY|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65309, 498, 4443},
    /*  57 : MOV mem8,kreg8 [mr:       evex.l0.0f.ko8 91 /r              ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(91) 101 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_MOV, 2, {MEMORY|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29650, 499, 4443},
    /*  58 : MOV mem16,kreg16 [mr:       vex.l0.0f.ko16 91 /r             ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 000) 001(91) 101 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_MOV, 2, {MEMORY|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65316, 498, 4444},
    /*  59 : MOV mem16,kreg16 [mr:       evex.l0.0f.ko16 91 /r             ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(91) 101 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_MOV, 2, {MEMORY|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29659, 499, 4444},
    /*  60 : MOV mem32,kreg32 [mr:       vex.l0.0f.ko32 91 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 201) 001(91) 101 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_MOV, 2, {MEMORY|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65323, 502, 4445},
    /*  61 : MOV mem32,kreg32 [mr:       evex.l0.0f.ko32 91 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(91) 101 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_MOV, 2, {MEMORY|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29668, 503, 4445},
    /*  62 : MOV mem64,kreg64 [mr:       vex.l0.0f.ko64 91 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 200) 001(91) 101 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_MOV, 2, {MEMORY|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65330, 502, 4446},
    /*  63 : MOV mem64,kreg64 [mr:       evex.l0.0f.ko64 91 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(91) 101 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_MOV, 2, {MEMORY|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29677, 503, 4446},
    /*  64 : MOV kreg32,reg32 [rm:       vex.l0.0f.f2.w0 92 /r            ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 003) 001(92) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_MOV, 2, {OPMASKREG|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65337, 502, 4453},
    /*  65 : MOV kreg32,reg32 [rm:       evex.l0.0f.f2.w0 92 /r            ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 7f 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_MOV, 2, {OPMASKREG|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29686, 503, 4453},
    /*  66 : MOV kreg64,reg64 [rm:       vex.l0.0f.f2.w1 92 /r            ] ND,ZU,LONG,PROT,AVX512BW,X86_64 */
        /* 270(001 203) 001(92) 110 : NOAPX,ZU,LONG,VEX,PROT,AVX512BW,X86_64 */
        {I_MOV, 2, {OPMASKREG|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65344, 504, 4454},
    /*  67 : MOV kreg64,reg64 [rm:       evex.l0.0f.f2.w1 92 /r            ] ND,ZU,LONG,PROT,AVX512BW,X86_64,APX */
        /* 250(f1 ff 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,X86_64 */
        {I_MOV, 2, {OPMASKREG|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29695, 505, 4454},
    /*  68 : MOV reg32,kreg32 [rm:       vex.l0.0f.f2.w0 93 /r            ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 003) 001(93) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_MOV, 2, {REG_GPR|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65351, 502, 4461},
    /*  69 : MOV reg32,kreg32 [rm:       evex.l0.0f.f2.w0 93 /r            ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 7f 08) 300 001(93) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_MOV, 2, {REG_GPR|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29704, 503, 4461},
    /*  70 : MOV reg64,kreg64 [rm:       vex.l0.0f.f2.w1 93 /r            ] ND,ZU,LONG,PROT,AVX512BW,X86_64 */
        /* 270(001 203) 001(93) 110 : NOAPX,ZU,LONG,VEX,PROT,AVX512BW,X86_64 */
        {I_MOV, 2, {REG_GPR|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65358, 504, 4462},
    /*  71 : MOV reg64,kreg64 [rm:       evex.l0.0f.f2.w1 93 /r            ] ND,ZU,LONG,PROT,AVX512BW,X86_64,APX */
        /* 250(f1 ff 08) 300 001(93) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,X86_64 */
        {I_MOV, 2, {REG_GPR|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29713, 505, 4462},
    /*  72 : MOV kreg8,reg32 [rm:       vex.l0.0f.66.w0 92 /r            ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(92) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_MOV, 2, {OPMASKREG|BITS8|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65365, 498, 4466},
    /*  73 : MOV kreg8,reg32 [rm:       evex.l0.0f.66.w0 92 /r            ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_MOV, 2, {OPMASKREG|BITS8,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29722, 499, 4466},
    /*  74 : MOV kreg8,reg8 [rm:       vex.l0.0f.66.w0 92 /r            ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(92) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_MOV, 2, {OPMASKREG|BITS8|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65365, 498, 4470},
    /*  75 : MOV kreg8,reg8 [rm:       evex.l0.0f.66.w0 92 /r            ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_MOV, 2, {OPMASKREG|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29722, 499, 4470},
    /*  76 : MOV kreg16,reg32 [rm:       vex.l0.0f.np.w0 92 /r            ] ND,ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(92) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_MOV, 2, {OPMASKREG|BITS16|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65372, 500, 4474},
    /*  77 : MOV kreg16,reg32 [rm:       evex.l0.0f.np.w0 92 /r            ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_MOV, 2, {OPMASKREG|BITS16,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29731, 501, 4474},
    /*  78 : MOV kreg16,reg16 [rm:       vex.l0.0f.np.w0 92 /r            ] ND,ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(92) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_MOV, 2, {OPMASKREG|BITS16|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65372, 500, 4478},
    /*  79 : MOV kreg16,reg16 [rm:       evex.l0.0f.np.w0 92 /r            ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_MOV, 2, {OPMASKREG|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29731, 501, 4478},
    /*  80 : MOV reg32,kreg8 [rm:       vex.l0.0f.66.w0 93 /r            ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(93) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_MOV, 2, {REG_GPR|BITS32|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65379, 498, 4482},
    /*  81 : MOV reg32,kreg8 [rm:       evex.l0.0f.66.w0 93 /r            ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(93) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_MOV, 2, {REG_GPR|BITS32,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29740, 499, 4482},
    /*  82 : MOV reg32,kreg16 [rm:       vex.l0.0f.np.w0 93 /r            ] ND,ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(93) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_MOV, 2, {REG_GPR|BITS32|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65386, 500, 4486},
    /*  83 : MOV reg32,kreg16 [rm:       evex.l0.0f.np.w0 93 /r            ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(93) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_MOV, 2, {REG_GPR|BITS32,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29749, 501, 4486},
};

static const struct itemplate instrux_MOVABS[12] = {
    /*   0 : MOVABS reg_al,mem_offs [-i:       o8 a0 iwdq                        ] ND,SM0-1,NOAPX,8086 */
        /* 001(a0) 045 : SM0,SM1,NOAPX,8086 */
        {I_MOVABS, 2, {REG_AL|RN_L16,MEM_OFFS,0,0,0}, NO_DECORATOR, nasm_bytecodes+72584, 6, 62},
    /*   1 : MOVABS reg_ax,mem_offs [-i:       o16 a1 iwdq                       ] SM0,ND,SM1,NOAPX,8086 */
        /* 320 001(a1) 045 : SM0,SM1,NOAPX,8086 */
        {I_MOVABS, 2, {REG_AX|RN_L16,MEM_OFFS,0,0,0}, NO_DECORATOR, nasm_bytecodes+71319, 6, 63},
    /*   2 : MOVABS reg_eax,mem_offs [-i:       o32 a1 iwdq                       ] ND,SM0-1,NOAPX,ZU,386 */
        /* 321 001(a1) 045 : SM0,SM1,NOAPX,ZU,386 */
        {I_MOVABS, 2, {REG_EAX|RN_L16,MEM_OFFS,0,0,0}, NO_DECORATOR, nasm_bytecodes+71324, 7, 64},
    /*   3 : MOVABS reg_rax,mem_offs [-i:       o64 a1 iwdq                       ] ND,SM0-1,NOAPX,ZU,LONG,PROT,X86_64 */
        /* 324 001(a1) 045 : SM0,SM1,NOAPX,ZU,LONG,PROT,X86_64 */
        {I_MOVABS, 2, {REG_RAX|RN_L16,MEM_OFFS,0,0,0}, NO_DECORATOR, nasm_bytecodes+71329, 8, 65},
    /*   4 : MOVABS mem_offs,reg_al [i-:       o8 a2 iwdq                        ] SM0,ND,SM1,NOAPX,NOHLE,8086 */
        /* 001(a2) 044 : SM0,SM1,NOAPX,NOHLE,8086 */
        {I_MOVABS, 2, {MEM_OFFS,REG_AL|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+72588, 9, 66},
    /*   5 : MOVABS mem_offs,reg_ax [i-:       o16 a3 iwdq                       ] ND,SM0-1,NOAPX,NOHLE,8086 */
        /* 320 001(a3) 044 : SM0,SM1,NOAPX,NOHLE,8086 */
        {I_MOVABS, 2, {MEM_OFFS,REG_AX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71334, 9, 67},
    /*   6 : MOVABS mem_offs,reg_eax [i-:       o32 a3 iwdq                       ] SM0,ND,SM1,NOAPX,NOHLE,386 */
        /* 321 001(a3) 044 : SM0,SM1,NOAPX,NOHLE,386 */
        {I_MOVABS, 2, {MEM_OFFS,REG_EAX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71339, 10, 68},
    /*   7 : MOVABS mem_offs,reg_rax [i-:       o64 a3 iwdq                       ] ND,SM0-1,NOAPX,LONG,NOHLE,PROT,X86_64 */
        /* 324 001(a3) 044 : SM0,SM1,NOAPX,LONG,NOHLE,PROT,X86_64 */
        {I_MOVABS, 2, {MEM_OFFS,REG_RAX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71344, 11, 69},
    /*   8 : MOVABS reg8,imm8 [ri:       o8 b0+r ib                        ] SM0,ND,SM1,8086 */
        /* 010 260(021  : SM0,SM1,8086 */
        {I_MOVABS, 2, {REG_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+72592, 12, 88},
    /*   9 : MOVABS reg16,imm16 [ri:       o16 b8+r iw                       ] ND,SM0-1,8086 */
        /* 320 010 270(031  : SM0,SM1,8086 */
        {I_MOVABS, 2, {REG_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71359, 12, 89},
    /*  10 : MOVABS reg32,imm32 [ri:       o32 b8+r id                       ] SM0,ND,SM1,386 */
        /* 321 010 270(041  : SM0,SM1,386 */
        {I_MOVABS, 2, {REG_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+71364, 13, 90},
    /*  11 : MOVABS reg64,imm64 [ri:       o64 b8+r iq                       ] ND,SM0-1,LONG,PROT,X86_64 */
        /* 324 010 270(055  : SM0,SM1,LONG,PROT,X86_64 */
        {I_MOVABS, 2, {REG_GPR|BITS64,IMM_NORMAL|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+71369, 14, 91},
};

static const struct itemplate instrux_MOVRS[8] = {
    /*   0 : MOVRS reg8,mem8 [rm:       o8 norep 0f38 8a /r               ] SM0-1,FUTURE */
        /* 331 356 001(8a) 110 : SM0,SM1,NOAPX,FUTURE */
        {I_MOVRS, 2, {REG_GPR|BITS8|RN_L16,MEMORY|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66441, 17, 96},
    /*   1 : MOVRS reg16,mem16 [rm:       o16 norep 0f38 8b /r              ] SM0-1,FUTURE */
        /* 320 331 356 001(8b) 110 : SM0,SM1,NOAPX,FUTURE */
        {I_MOVRS, 2, {REG_GPR|BITS16|RN_L16,MEMORY|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+54872, 17, 97},
    /*   2 : MOVRS reg32,mem32 [rm:       o32 norep 0f38 8b /r              ] SM0-1,FUTURE */
        /* 321 331 356 001(8b) 110 : SM0,SM1,NOAPX,FUTURE */
        {I_MOVRS, 2, {REG_GPR|BITS32|RN_L16,MEMORY|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+54879, 17, 98},
    /*   3 : MOVRS reg64,mem64 [rm:       o64 norep 0f38 8b /r              ] SM0-1,LONG,PROT,X86_64,FUTURE */
        /* 324 331 356 001(8b) 110 : SM0,SM1,NOAPX,LONG,PROT,FUTURE */
        {I_MOVRS, 2, {REG_GPR|BITS64|RN_L16,MEMORY|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+54886, 18, 99},
    /*   4 : MOVRS reg8,mem8 [rm:       evex.nf0.nd0.l0.m4.o8 8a /r       ] SM0-1,FUTURE */
        /* 250(f4 7c 08) 300 001(8a) 110 : SM0,SM1,WIG,EVEX,PROT,FUTURE */
        {I_MOVRS, 2, {REG_GPR|BITS8,MEMORY|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23323, 19, 100},
    /*   5 : MOVRS reg16,mem16 [rm:       evex.nf0.nd0.l0.m4.o16 8b /r      ] SM0-1,FUTURE */
        /* 250(f4 7d 08) 300 320 001(8b) 110 : SM0,SM1,EVEX,PROT,FUTURE */
        {I_MOVRS, 2, {REG_GPR|BITS16,MEMORY|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+9143, 20, 101},
    /*   6 : MOVRS reg32,mem32 [rm:       evex.nf0.nd0.l0.m4.o32 8b /r      ] SM0-1,FUTURE */
        /* 250(f4 7c 08) 300 321 001(8b) 110 : SM0,SM1,WW,EVEX,PROT,FUTURE */
        {I_MOVRS, 2, {REG_GPR|BITS32,MEMORY|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+9153, 21, 102},
    /*   7 : MOVRS reg64,mem64 [rm:       evex.nf0.nd0.l0.m4.o64 8b /r      ] SM0-1,LONG,PROT,X86_64,FUTURE */
        /* 250(f4 fc 08) 300 324 001(8b) 110 : SM0,SM1,WW,LONG,EVEX,PROT,FUTURE */
        {I_MOVRS, 2, {REG_GPR|BITS64,MEMORY|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+9163, 22, 103},
};

static const struct itemplate instrux_LEA[6] = {
    /*   0 : LEA reg16,mem [rm:       o16 8d /r                         ] 8086 */
        /* 320 001(8d) 110 : 8086 */
        {I_LEA, 2, {REG_GPR|BITS16,MEMORY,0,0,0}, NO_DECORATOR, nasm_bytecodes+71374, 23, 106},
    /*   1 : LEA reg32,mem [rm:       o32 8d /r                         ] 386 */
        /* 321 001(8d) 110 : 386 */
        {I_LEA, 2, {REG_GPR|BITS32,MEMORY,0,0,0}, NO_DECORATOR, nasm_bytecodes+71379, 3, 107},
    /*   2 : LEA reg64,mem [rm:       o64 8d /r                         ] LONG,PROT,X86_64 */
        /* 324 001(8d) 110 : LONG,PROT,X86_64 */
        {I_LEA, 2, {REG_GPR|BITS64,MEMORY,0,0,0}, NO_DECORATOR, nasm_bytecodes+71384, 24, 108},
    /*   3 : LEA reg16,imm16 [rn:       o16 8d /r                         ] ND,8086 */
        /* 320 001(8d) 110 : 8086 */
        {I_LEA, 2, {REG_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71374, 23, 109},
    /*   4 : LEA reg32,imm32 [rn:       o32 8d /r                         ] ND,386 */
        /* 321 001(8d) 110 : 386 */
        {I_LEA, 2, {REG_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+71379, 3, 110},
    /*   5 : LEA reg64,sdword64 [rn:       o64 8d /r                         ] ND,LONG,PROT,X86_64 */
        /* 324 001(8d) 110 : LONG,PROT,X86_64 */
        {I_LEA, 2, {REG_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+71384, 24, 111},
};

static const struct itemplate instrux_ADD[80] = {
    /*   0 : ADD rm8,reg8 [mr:       hle o8 00 /r                      ] SM0-1,LOCK,FL,8086 */
        /* 273 001(00) 101 : SM0,SM1,LOCK,FL,8086 */
        {I_ADD, 2, {RM_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+71389, 25, 114},
    /*   1 : ADD rm16,reg16 [mr:       hle o16 01 /r                     ] SM0-1,LOCK,FL,8086 */
        /* 273 320 001(01) 101 : SM0,SM1,LOCK,FL,8086 */
        {I_ADD, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66447, 25, 115},
    /*   2 : ADD rm32,reg32 [mr:       hle o32 01 /r                     ] SM0-1,LOCK,FL,386 */
        /* 273 321 001(01) 101 : SM0,SM1,LOCK,FL,386 */
        {I_ADD, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66453, 26, 116},
    /*   3 : ADD rm64,reg64 [mr:       hle o64 01 /r                     ] SM0-1,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(01) 101 : SM0,SM1,LOCK,LONG,FL,PROT,X86_64 */
        {I_ADD, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+66459, 27, 117},
    /*   4 : ADD reg8,rm8 [rm:       o8 02 /r                          ] SM0-1,FL,8086 */
        /* 001(02) 110 : SM0,SM1,FL,8086 */
        {I_ADD, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+69539, 28, 118},
    /*   5 : ADD reg16,rm16 [rm:       o16 03 /r                         ] SM0-1,FL,8086 */
        /* 320 001(03) 110 : SM0,SM1,FL,8086 */
        {I_ADD, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+9198, 28, 119},
    /*   6 : ADD reg32,rm32 [rm:       o32 03 /r                         ] SM0-1,FL,386 */
        /* 321 001(03) 110 : SM0,SM1,FL,386 */
        {I_ADD, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+9228, 29, 120},
    /*   7 : ADD reg64,rm64 [rm:       o64 03 /r                         ] SM0-1,LONG,FL,PROT,X86_64 */
        /* 324 001(03) 110 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_ADD, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+9258, 30, 121},
    /*   8 : ADD reg_al,imm8 [-i:       o8 04 ib                          ] SM0-1,FL,8086 */
        /* 001(04) 021 : SM0,SM1,FL,8086 */
        {I_ADD, 2, {REG_AL,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+72596, 28, 122},
    /*   9 : ADD rm8,imm8 [mi:       hle 80 /0 ib                      ] SM0-1,LOCK,FL,8086 */
        /* 273 001(80) 200 021 : SM0,SM1,LOCK,FL,8086 */
        {I_ADD, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66465, 25, 123},
    /*  10 : ADD rm16,sbyteword16 [mi:       hle o16 83 /0 ib,s                ] SM0-1,LOCK,FL,8086 */
        /* 273 320 001(83) 200 275 : SM0,SM1,LOCK,FL,8086 */
        {I_ADD, 2, {RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+54893, 25, 124},
    /*  11 : ADD reg_ax,imm16 [-i:       o16 05 iw                         ] SM0-1,FL,8086 */
        /* 320 001(05) 031 : SM0,SM1,FL,8086 */
        {I_ADD, 2, {REG_AX,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71394, 28, 125},
    /*  12 : ADD rm16,imm16 [mi:       hle o16 81 /0 iw                  ] SM0-1,LOCK,FL,8086 */
        /* 273 320 001(81) 200 031 : SM0,SM1,LOCK,FL,8086 */
        {I_ADD, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+54900, 25, 126},
    /*  13 : ADD rm32,sbytedword32 [mi:       hle o32 83 /0 ib,s                ] SM0-1,ZU,LOCK,FL,386 */
        /* 273 321 001(83) 200 275 : SM0,SM1,ZU,LOCK,FL,386 */
        {I_ADD, 2, {RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+54907, 31, 127},
    /*  14 : ADD reg_eax,imm32 [-i:       o32 05 id                         ] SM0-1,ZU,FL,386 */
        /* 321 001(05) 041 : SM0,SM1,ZU,FL,386 */
        {I_ADD, 2, {REG_EAX,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+71399, 32, 128},
    /*  15 : ADD rm32,imm32 [mi:       hle o32 81 /0 id                  ] SM0-1,ZU,LOCK,FL,386 */
        /* 273 321 001(81) 200 041 : SM0,SM1,ZU,LOCK,FL,386 */
        {I_ADD, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+54914, 31, 129},
    /*  16 : ADD rm64,sbytedword64 [mi:       hle o64 83 /0 ib,s                ] SM0-1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(83) 200 275 : SM0,SM1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        {I_ADD, 2, {RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+54921, 33, 130},
    /*  17 : ADD reg_rax,sdword64 [-i:       o64 05 id,s                       ] SM0-1,ZU,LONG,FL,PROT,X86_64 */
        /* 324 001(05) 255 : SM0,SM1,ZU,LONG,FL,PROT,X86_64 */
        {I_ADD, 2, {REG_RAX,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+71404, 34, 131},
    /*  18 : ADD rm64,sdword64 [mi:       hle o64 81 /0 id,s                ] SM0-1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(81) 200 255 : SM0,SM1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        {I_ADD, 2, {RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+54928, 33, 132},
    /*  19 : ADD reg8?,reg8,rm8 [vrm:      evex.nd1.nf.l0.m4.o8 02 /r        ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(02) 121 : SM0,SM1,SM2,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 3, {REG_GPR|BITS8,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+23332, 35, 133},
    /*  20 : ADD reg8,rm8 [rm:      evex.nd0.nf.l0.m4.o8 02 /r        ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(02) 110 : SM0,SM1,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23341, 36, 133},
    /*  21 : ADD reg8?,rm8 [v+rm:      evex.nd1.nf.l0.m4.o8 02 /r        ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(02) 110 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23350, 37, 133},
    /*  22 : ADD reg16?,reg16,rm16 [vrm:      evex.nd1.nf.l0.m4.o16 03 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(03) 121 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+9173, 38, 134},
    /*  23 : ADD reg16,rm16 [rm:      evex.nd0.nf.l0.m4.o16 03 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(03) 110 : SM0,SM1,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+9183, 39, 134},
    /*  24 : ADD reg16?,rm16 [v+rm:      evex.nd1.nf.l0.m4.o16 03 /r       ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(03) 110 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+9193, 40, 134},
    /*  25 : ADD reg32?,reg32,rm32 [vrm:      evex.nd1.nf.l0.m4.o32 03 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(03) 121 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+9203, 41, 135},
    /*  26 : ADD reg32,rm32 [rm:      evex.nd0.nf.l0.m4.o32 03 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(03) 110 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+9213, 42, 135},
    /*  27 : ADD reg32?,rm32 [v+rm:      evex.nd1.nf.l0.m4.o32 03 /r       ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(03) 110 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+9223, 43, 135},
    /*  28 : ADD reg64?,reg64,rm64 [vrm:      evex.nd1.nf.l0.m4.o64 03 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(03) 121 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+9233, 41, 136},
    /*  29 : ADD reg64,rm64 [rm:      evex.nd0.nf.l0.m4.o64 03 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(03) 110 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+9243, 42, 136},
    /*  30 : ADD reg64?,rm64 [v+rm:      evex.nd1.nf.l0.m4.o64 03 /r       ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(03) 110 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+9253, 43, 136},
    /*  31 : ADD reg8?,rm8,reg8 [vmr:      evex.nd1.nf.l0.m4.o8 00 /r        ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(00) 112 : SM0,SM1,SM2,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+23359, 35, 137},
    /*  32 : ADD rm8,reg8 [mr:      evex.nd0.nf.l0.m4.o8 00 /r        ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(00) 101 : SM0,SM1,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {RM_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23368, 36, 137},
    /*  33 : ADD reg8?,reg8 [v+mr:      evex.nd1.nf.l0.m4.o8 00 /r        ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(00) 101 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {REG_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23377, 37, 137},
    /*  34 : ADD reg16?,rm16,reg16 [vmr:      evex.nd1.nf.l0.m4.o16 01 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(01) 112 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+9263, 38, 138},
    /*  35 : ADD rm16,reg16 [mr:      evex.nd0.nf.l0.m4.o16 01 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(01) 101 : SM0,SM1,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+9273, 39, 138},
    /*  36 : ADD reg16?,reg16 [v+mr:      evex.nd1.nf.l0.m4.o16 01 /r       ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(01) 101 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {REG_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+9283, 40, 138},
    /*  37 : ADD reg32?,rm32,reg32 [vmr:      evex.nd1.nf.l0.m4.o32 01 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(01) 112 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+9293, 41, 139},
    /*  38 : ADD rm32,reg32 [mr:      evex.nd0.nf.l0.m4.o32 01 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(01) 101 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+9303, 42, 139},
    /*  39 : ADD reg32?,reg32 [v+mr:      evex.nd1.nf.l0.m4.o32 01 /r       ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(01) 101 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {REG_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+9313, 43, 139},
    /*  40 : ADD reg64?,rm64,reg64 [vmr:      evex.nd1.nf.l0.m4.o64 01 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(01) 112 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+9323, 41, 140},
    /*  41 : ADD rm64,reg64 [mr:      evex.nd0.nf.l0.m4.o64 01 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(01) 101 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+9333, 42, 140},
    /*  42 : ADD reg64?,reg64 [v+mr:      evex.nd1.nf.l0.m4.o64 01 /r       ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(01) 101 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+9343, 43, 140},
    /*  43 : ADD reg16?,rm16,sbyteword16 [vmi:      evex.nd1.nf.l0.m4.o16 83 /0 ib,s  ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(83) 210 276 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 3, {REG_GPR|BITS16,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+24, 38, 141},
    /*  44 : ADD rm16,sbyteword16 [mi:      evex.nd0.nf.l0.m4.o16 83 /0 ib,s  ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(83) 200 275 : SM0,SM1,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+35, 39, 141},
    /*  45 : ADD reg16?,sbyteword16 [v+mi:      evex.nd1.nf.l0.m4.o16 83 /0 ib,s  ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(83) 200 275 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {REG_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+46, 40, 141},
    /*  46 : ADD reg32?,rm32,sbytedword32 [vmi:      evex.nd1.nf.l0.m4.o32 83 /0 ib,s  ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(83) 210 276 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 3, {REG_GPR|BITS32,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+57, 41, 142},
    /*  47 : ADD rm32,sbytedword32 [mi:      evex.nd0.nf.l0.m4.o32 83 /0 ib,s  ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(83) 200 275 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+68, 42, 142},
    /*  48 : ADD reg32?,sbytedword32 [v+mi:      evex.nd1.nf.l0.m4.o32 83 /0 ib,s  ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(83) 200 275 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {REG_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+79, 43, 142},
    /*  49 : ADD reg64?,rm64,sbytedword64 [vmi:      evex.nd1.nf.l0.m4.o64 83 /0 ib,s  ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(83) 210 276 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+90, 41, 143},
    /*  50 : ADD rm64,sbytedword64 [mi:      evex.nd0.nf.l0.m4.o64 83 /0 ib,s  ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(83) 200 275 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+101, 42, 143},
    /*  51 : ADD reg64?,sbytedword64 [v+mi:      evex.nd1.nf.l0.m4.o64 83 /0 ib,s  ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(83) 200 275 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {REG_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+112, 43, 143},
    /*  52 : ADD reg8?,rm8,imm8 [vmi:      evex.nd1.nf.l0.m4.o8 80 /0 ib     ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(80) 210 022 : SM0,SM1,SM2,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 3, {REG_GPR|BITS8,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+9353, 35, 144},
    /*  53 : ADD rm8,imm8 [mi:      evex.nd0.nf.l0.m4.o8 80 /0 ib     ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(80) 200 021 : SM0,SM1,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+9363, 36, 144},
    /*  54 : ADD reg8?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o8 80 /0 ib     ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(80) 200 021 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {REG_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+9373, 37, 144},
    /*  55 : ADD reg16?,rm16,imm16 [vmi:      evex.nd1.nf.l0.m4.o16 81 /0 iw    ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(81) 210 032 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 3, {REG_GPR|BITS16,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+123, 38, 145},
    /*  56 : ADD rm16,imm16 [mi:      evex.nd0.nf.l0.m4.o16 81 /0 iw    ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(81) 200 031 : SM0,SM1,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+134, 39, 145},
    /*  57 : ADD reg16?,imm16 [v+mi:      evex.nd1.nf.l0.m4.o16 81 /0 iw    ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(81) 200 031 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {REG_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+145, 40, 145},
    /*  58 : ADD reg32?,rm32,imm32 [vmi:      evex.nd1.nf.l0.m4.o32 81 /0 id    ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(81) 210 042 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+156, 41, 146},
    /*  59 : ADD rm32,imm32 [mi:      evex.nd0.nf.l0.m4.o32 81 /0 id    ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(81) 200 041 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+167, 42, 146},
    /*  60 : ADD reg32?,imm32 [v+mi:      evex.nd1.nf.l0.m4.o32 81 /0 id    ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(81) 200 041 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {REG_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+178, 43, 146},
    /*  61 : ADD reg64?,rm64,sdword64 [vmi:      evex.nd1.nf.l0.m4.o64 81 /0 id,s  ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(81) 210 256 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+189, 41, 147},
    /*  62 : ADD rm64,sdword64 [mi:      evex.nd0.nf.l0.m4.o64 81 /0 id,s  ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(81) 200 255 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+200, 42, 147},
    /*  63 : ADD reg64?,sdword64 [v+mi:      evex.nd1.nf.l0.m4.o64 81 /0 id,s  ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(81) 200 255 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADD, 2, {REG_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+211, 43, 147},
    /*  64 : ADD kreg8,kreg8*,kreg8 [rvm:      vex.l1.0f.ko8 4a /r              ] ND,SM0,SM1,SM2,ZU,FL,AVX512DQ,FUTURE */
        /* 261(001 005) 001(4a) 120 : SM0,SM1,SM2,NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_ADD, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65393, 514, 4500},
    /*  65 : ADD kreg8,kreg8*,kreg8 [rvm:      evex.l1.0f.ko8 4a /r              ] ND,SM0,SM1,SM2,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(4a) 120 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_ADD, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+29758, 515, 4500},
    /*  66 : ADD kreg8,kreg8 [r+vm:      vex.l1.0f.ko8 4a /r              ] SM0,ND,SM1,ZU,FL,AVX512DQ,FUTURE */
        /* 260(001 005) 001(4a) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_ADD, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65400, 516, 4500},
    /*  67 : ADD kreg8,kreg8 [r+vm:      evex.l1.0f.ko8 4a /r              ] SM0,ND,SM1,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(4a) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_ADD, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29767, 517, 4500},
    /*  68 : ADD kreg16,kreg16*,kreg16 [rvm:      vex.l1.0f.ko16 4a /r             ] SM0,ND,SM1,SM2,ZU,FL,AVX512DQ,FUTURE */
        /* 261(001 004) 001(4a) 120 : SM0,SM1,SM2,NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_ADD, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65407, 514, 4501},
    /*  69 : ADD kreg16,kreg16*,kreg16 [rvm:      evex.l1.0f.ko16 4a /r             ] SM0,ND,SM1,SM2,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(4a) 120 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_ADD, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+29776, 515, 4501},
    /*  70 : ADD kreg16,kreg16 [r+vm:      vex.l1.0f.ko16 4a /r             ] ND,SM0,SM1,ZU,FL,AVX512DQ,FUTURE */
        /* 260(001 004) 001(4a) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_ADD, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65414, 516, 4501},
    /*  71 : ADD kreg16,kreg16 [r+vm:      evex.l1.0f.ko16 4a /r             ] ND,SM0,SM1,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(4a) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_ADD, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29785, 517, 4501},
    /*  72 : ADD kreg32,kreg32*,kreg32 [rvm:      vex.l1.0f.ko32 4a /r             ] SM0,ND,SM1,SM2,ZU,FL,AVX512BW,FUTURE */
        /* 261(001 205) 001(4a) 120 : SM0,SM1,SM2,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_ADD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65421, 518, 4502},
    /*  73 : ADD kreg32,kreg32*,kreg32 [rvm:      evex.l1.0f.ko32 4a /r             ] SM0,ND,SM1,SM2,ZU,FL,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(4a) 120 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ADD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+29794, 519, 4502},
    /*  74 : ADD kreg32,kreg32 [r+vm:      vex.l1.0f.ko32 4a /r             ] SM0,ND,SM1,ZU,FL,AVX512BW,FUTURE */
        /* 260(001 205) 001(4a) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_ADD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65428, 520, 4502},
    /*  75 : ADD kreg32,kreg32 [r+vm:      evex.l1.0f.ko32 4a /r             ] SM0,ND,SM1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(4a) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ADD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29803, 521, 4502},
    /*  76 : ADD kreg64,kreg64*,kreg64 [rvm:      vex.l1.0f.ko64 4a /r             ] SM0,ND,SM1,SM2,ZU,FL,AVX512BW,FUTURE */
        /* 261(001 204) 001(4a) 120 : SM0,SM1,SM2,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_ADD, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65435, 518, 4503},
    /*  77 : ADD kreg64,kreg64*,kreg64 [rvm:      evex.l1.0f.ko64 4a /r             ] SM0,ND,SM1,SM2,ZU,FL,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(4a) 120 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ADD, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+29812, 519, 4503},
    /*  78 : ADD kreg64,kreg64 [r+vm:      vex.l1.0f.ko64 4a /r             ] SM0,ND,SM1,ZU,FL,AVX512BW,FUTURE */
        /* 260(001 204) 001(4a) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_ADD, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65442, 520, 4503},
    /*  79 : ADD kreg64,kreg64 [r+vm:      evex.l1.0f.ko64 4a /r             ] SM0,ND,SM1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(4a) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ADD, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29821, 521, 4503},
};

static const struct itemplate instrux_OR[80] = {
    /*   0 : OR rm8,reg8 [mr:       hle o8 08 /r                      ] SM0-1,LOCK,FL,8086 */
        /* 273 001(08) 101 : SM0,SM1,LOCK,FL,8086 */
        {I_OR, 2, {RM_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+71409, 25, 148},
    /*   1 : OR rm16,reg16 [mr:       hle o16 09 /r                     ] SM0-1,LOCK,FL,8086 */
        /* 273 320 001(09) 101 : SM0,SM1,LOCK,FL,8086 */
        {I_OR, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66471, 25, 149},
    /*   2 : OR rm32,reg32 [mr:       hle o32 09 /r                     ] SM0-1,LOCK,FL,386 */
        /* 273 321 001(09) 101 : SM0,SM1,LOCK,FL,386 */
        {I_OR, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66477, 26, 150},
    /*   3 : OR rm64,reg64 [mr:       hle o64 09 /r                     ] SM0-1,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(09) 101 : SM0,SM1,LOCK,LONG,FL,PROT,X86_64 */
        {I_OR, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+66483, 27, 151},
    /*   4 : OR reg8,rm8 [rm:       o8 0a /r                          ] SM0-1,FL,8086 */
        /* 001(0a) 110 : SM0,SM1,FL,8086 */
        {I_OR, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+69659, 28, 152},
    /*   5 : OR reg16,rm16 [rm:       o16 0b /r                         ] SM0-1,FL,8086 */
        /* 320 001(0b) 110 : SM0,SM1,FL,8086 */
        {I_OR, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+9408, 28, 153},
    /*   6 : OR reg32,rm32 [rm:       o32 0b /r                         ] SM0-1,FL,386 */
        /* 321 001(0b) 110 : SM0,SM1,FL,386 */
        {I_OR, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+9438, 29, 154},
    /*   7 : OR reg64,rm64 [rm:       o64 0b /r                         ] SM0-1,LONG,FL,PROT,X86_64 */
        /* 324 001(0b) 110 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_OR, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+9468, 30, 155},
    /*   8 : OR reg_al,imm8 [-i:       o8 0c ib                          ] SM0-1,FL,8086 */
        /* 001(0c) 021 : SM0,SM1,FL,8086 */
        {I_OR, 2, {REG_AL,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+72600, 28, 156},
    /*   9 : OR rm8,imm8 [mi:       hle 80 /1 ib                      ] SM0-1,LOCK,FL,8086 */
        /* 273 001(80) 201 021 : SM0,SM1,LOCK,FL,8086 */
        {I_OR, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66489, 25, 157},
    /*  10 : OR rm16,sbyteword16 [mi:       hle o16 83 /1 ib,s                ] SM0-1,LOCK,FL,8086 */
        /* 273 320 001(83) 201 275 : SM0,SM1,LOCK,FL,8086 */
        {I_OR, 2, {RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+54935, 25, 158},
    /*  11 : OR reg_ax,imm16 [-i:       o16 0d iw                         ] SM0-1,FL,8086 */
        /* 320 001(0d) 031 : SM0,SM1,FL,8086 */
        {I_OR, 2, {REG_AX,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71414, 28, 159},
    /*  12 : OR rm16,imm16 [mi:       hle o16 81 /1 iw                  ] SM0-1,LOCK,FL,8086 */
        /* 273 320 001(81) 201 031 : SM0,SM1,LOCK,FL,8086 */
        {I_OR, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+54942, 25, 160},
    /*  13 : OR rm32,sbytedword32 [mi:       hle o32 83 /1 ib,s                ] SM0-1,ZU,LOCK,FL,386 */
        /* 273 321 001(83) 201 275 : SM0,SM1,ZU,LOCK,FL,386 */
        {I_OR, 2, {RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+54949, 31, 161},
    /*  14 : OR reg_eax,imm32 [-i:       o32 0d id                         ] SM0-1,ZU,FL,386 */
        /* 321 001(0d) 041 : SM0,SM1,ZU,FL,386 */
        {I_OR, 2, {REG_EAX,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+71419, 32, 162},
    /*  15 : OR rm32,imm32 [mi:       hle o32 81 /1 id                  ] SM0-1,ZU,LOCK,FL,386 */
        /* 273 321 001(81) 201 041 : SM0,SM1,ZU,LOCK,FL,386 */
        {I_OR, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+54956, 31, 163},
    /*  16 : OR rm64,sbytedword64 [mi:       hle o64 83 /1 ib,s                ] SM0-1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(83) 201 275 : SM0,SM1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        {I_OR, 2, {RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+54963, 33, 164},
    /*  17 : OR reg_rax,sdword64 [-i:       o64 0d id,s                       ] SM0-1,ZU,LONG,FL,PROT,X86_64 */
        /* 324 001(0d) 255 : SM0,SM1,ZU,LONG,FL,PROT,X86_64 */
        {I_OR, 2, {REG_RAX,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+71424, 34, 165},
    /*  18 : OR rm64,sdword64 [mi:       hle o64 81 /1 id,s                ] SM0-1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(81) 201 255 : SM0,SM1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        {I_OR, 2, {RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+54970, 33, 166},
    /*  19 : OR reg8?,reg8,rm8 [vrm:      evex.nd1.nf.l0.m4.o8 0a /r        ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(0a) 121 : SM0,SM1,SM2,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 3, {REG_GPR|BITS8,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+23386, 35, 167},
    /*  20 : OR reg8,rm8 [rm:      evex.nd0.nf.l0.m4.o8 0a /r        ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(0a) 110 : SM0,SM1,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23395, 36, 167},
    /*  21 : OR reg8?,rm8 [v+rm:      evex.nd1.nf.l0.m4.o8 0a /r        ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(0a) 110 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23404, 37, 167},
    /*  22 : OR reg16?,reg16,rm16 [vrm:      evex.nd1.nf.l0.m4.o16 0b /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(0b) 121 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+9383, 38, 168},
    /*  23 : OR reg16,rm16 [rm:      evex.nd0.nf.l0.m4.o16 0b /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(0b) 110 : SM0,SM1,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+9393, 39, 168},
    /*  24 : OR reg16?,rm16 [v+rm:      evex.nd1.nf.l0.m4.o16 0b /r       ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(0b) 110 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+9403, 40, 168},
    /*  25 : OR reg32?,reg32,rm32 [vrm:      evex.nd1.nf.l0.m4.o32 0b /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(0b) 121 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+9413, 41, 169},
    /*  26 : OR reg32,rm32 [rm:      evex.nd0.nf.l0.m4.o32 0b /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(0b) 110 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+9423, 42, 169},
    /*  27 : OR reg32?,rm32 [v+rm:      evex.nd1.nf.l0.m4.o32 0b /r       ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(0b) 110 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+9433, 43, 169},
    /*  28 : OR reg64?,reg64,rm64 [vrm:      evex.nd1.nf.l0.m4.o64 0b /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(0b) 121 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+9443, 41, 170},
    /*  29 : OR reg64,rm64 [rm:      evex.nd0.nf.l0.m4.o64 0b /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(0b) 110 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+9453, 42, 170},
    /*  30 : OR reg64?,rm64 [v+rm:      evex.nd1.nf.l0.m4.o64 0b /r       ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(0b) 110 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+9463, 43, 170},
    /*  31 : OR reg8?,rm8,reg8 [vmr:      evex.nd1.nf.l0.m4.o8 08 /r        ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(08) 112 : SM0,SM1,SM2,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+23413, 35, 171},
    /*  32 : OR rm8,reg8 [mr:      evex.nd0.nf.l0.m4.o8 08 /r        ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(08) 101 : SM0,SM1,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {RM_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23422, 36, 171},
    /*  33 : OR reg8?,reg8 [v+mr:      evex.nd1.nf.l0.m4.o8 08 /r        ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(08) 101 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {REG_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23431, 37, 171},
    /*  34 : OR reg16?,rm16,reg16 [vmr:      evex.nd1.nf.l0.m4.o16 09 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(09) 112 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+9473, 38, 172},
    /*  35 : OR rm16,reg16 [mr:      evex.nd0.nf.l0.m4.o16 09 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(09) 101 : SM0,SM1,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+9483, 39, 172},
    /*  36 : OR reg16?,reg16 [v+mr:      evex.nd1.nf.l0.m4.o16 09 /r       ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(09) 101 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {REG_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+9493, 40, 172},
    /*  37 : OR reg32?,rm32,reg32 [vmr:      evex.nd1.nf.l0.m4.o32 09 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(09) 112 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+9503, 41, 173},
    /*  38 : OR rm32,reg32 [mr:      evex.nd0.nf.l0.m4.o32 09 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(09) 101 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+9513, 42, 173},
    /*  39 : OR reg32?,reg32 [v+mr:      evex.nd1.nf.l0.m4.o32 09 /r       ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(09) 101 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {REG_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+9523, 43, 173},
    /*  40 : OR reg64?,rm64,reg64 [vmr:      evex.nd1.nf.l0.m4.o64 09 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(09) 112 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+9533, 41, 174},
    /*  41 : OR rm64,reg64 [mr:      evex.nd0.nf.l0.m4.o64 09 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(09) 101 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+9543, 42, 174},
    /*  42 : OR reg64?,reg64 [v+mr:      evex.nd1.nf.l0.m4.o64 09 /r       ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(09) 101 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+9553, 43, 174},
    /*  43 : OR reg16?,rm16,sbyteword16 [vmi:      evex.nd1.nf.l0.m4.o16 83 /1 ib,s  ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(83) 211 276 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+222, 38, 175},
    /*  44 : OR rm16,sbyteword16 [mi:      evex.nd0.nf.l0.m4.o16 83 /1 ib,s  ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(83) 201 275 : SM0,SM1,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+233, 39, 175},
    /*  45 : OR reg16?,sbyteword16 [v+mi:      evex.nd1.nf.l0.m4.o16 83 /1 ib,s  ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(83) 201 275 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {REG_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+244, 40, 175},
    /*  46 : OR reg32?,rm32,sbytedword32 [vmi:      evex.nd1.nf.l0.m4.o32 83 /1 ib,s  ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(83) 211 276 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+255, 41, 176},
    /*  47 : OR rm32,sbytedword32 [mi:      evex.nd0.nf.l0.m4.o32 83 /1 ib,s  ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(83) 201 275 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+266, 42, 176},
    /*  48 : OR reg32?,sbytedword32 [v+mi:      evex.nd1.nf.l0.m4.o32 83 /1 ib,s  ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(83) 201 275 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {REG_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+277, 43, 176},
    /*  49 : OR reg64?,rm64,sbytedword64 [vmi:      evex.nd1.nf.l0.m4.o64 83 /1 ib,s  ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(83) 211 276 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+288, 41, 177},
    /*  50 : OR rm64,sbytedword64 [mi:      evex.nd0.nf.l0.m4.o64 83 /1 ib,s  ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(83) 201 275 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+299, 42, 177},
    /*  51 : OR reg64?,sbytedword64 [v+mi:      evex.nd1.nf.l0.m4.o64 83 /1 ib,s  ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(83) 201 275 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {REG_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+310, 43, 177},
    /*  52 : OR reg8?,rm8,imm8 [vmi:      evex.nd1.nf.l0.m4.o8 80 /1 ib     ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(80) 211 022 : SM0,SM1,SM2,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+9563, 35, 178},
    /*  53 : OR rm8,imm8 [mi:      evex.nd0.nf.l0.m4.o8 80 /1 ib     ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(80) 201 021 : SM0,SM1,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+9573, 36, 178},
    /*  54 : OR reg8?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o8 80 /1 ib     ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(80) 201 021 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {REG_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+9583, 37, 178},
    /*  55 : OR reg16?,rm16,imm16 [vmi:      evex.nd1.nf.l0.m4.o16 81 /1 iw    ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(81) 211 032 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+321, 38, 179},
    /*  56 : OR rm16,imm16 [mi:      evex.nd0.nf.l0.m4.o16 81 /1 iw    ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(81) 201 031 : SM0,SM1,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+332, 39, 179},
    /*  57 : OR reg16?,imm16 [v+mi:      evex.nd1.nf.l0.m4.o16 81 /1 iw    ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(81) 201 031 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {REG_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+343, 40, 179},
    /*  58 : OR reg32?,rm32,imm32 [vmi:      evex.nd1.nf.l0.m4.o32 81 /1 id    ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(81) 211 042 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+354, 41, 180},
    /*  59 : OR rm32,imm32 [mi:      evex.nd0.nf.l0.m4.o32 81 /1 id    ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(81) 201 041 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+365, 42, 180},
    /*  60 : OR reg32?,imm32 [v+mi:      evex.nd1.nf.l0.m4.o32 81 /1 id    ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(81) 201 041 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {REG_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+376, 43, 180},
    /*  61 : OR reg64?,rm64,sdword64 [vmi:      evex.nd1.nf.l0.m4.o64 81 /1 id,s  ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(81) 211 256 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+387, 41, 181},
    /*  62 : OR rm64,sdword64 [mi:      evex.nd0.nf.l0.m4.o64 81 /1 id,s  ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(81) 201 255 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+398, 42, 181},
    /*  63 : OR reg64?,sdword64 [v+mi:      evex.nd1.nf.l0.m4.o64 81 /1 id,s  ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(81) 201 255 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_OR, 2, {REG_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+409, 43, 181},
    /*  64 : OR kreg8,kreg8*,kreg8 [rvm:      vex.nds.l1.0f.ko8 45 /r          ] ND,SM0,SM1,SM2,ZU,FL,AVX512DQ,FUTURE */
        /* 261(001 005) 001(45) 120 : SM0,SM1,SM2,NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_OR, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65617, 514, 4564},
    /*  65 : OR kreg8,kreg8*,kreg8 [rvm:      evex.nds.l1.0f.ko8 45 /r          ] ND,SM0,SM1,SM2,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(45) 120 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_OR, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+30046, 515, 4564},
    /*  66 : OR kreg8,kreg8 [r+vm:      vex.nds.l1.0f.ko8 45 /r          ] SM0,ND,SM1,ZU,FL,AVX512DQ,FUTURE */
        /* 260(001 005) 001(45) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_OR, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65624, 516, 4564},
    /*  67 : OR kreg8,kreg8 [r+vm:      evex.nds.l1.0f.ko8 45 /r          ] SM0,ND,SM1,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(45) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_OR, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30055, 517, 4564},
    /*  68 : OR kreg16,kreg16*,kreg16 [rvm:      vex.nds.l1.0f.ko16 45 /r         ] SM0,ND,SM1,SM2,ZU,FL,AVX512F,FUTURE */
        /* 261(001 004) 001(45) 120 : SM0,SM1,SM2,NOAPX,ZU,FL,VEX,AVX512F,FUTURE */
        {I_OR, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65631, 526, 4565},
    /*  69 : OR kreg16,kreg16*,kreg16 [rvm:      evex.nds.l1.0f.ko16 45 /r         ] SM0,ND,SM1,SM2,ZU,FL,AVX512F,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(45) 120 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_OR, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+30064, 527, 4565},
    /*  70 : OR kreg16,kreg16 [r+vm:      vex.nds.l1.0f.ko16 45 /r         ] ND,SM0,SM1,ZU,FL,AVX512F,FUTURE */
        /* 260(001 004) 001(45) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512F,FUTURE */
        {I_OR, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65638, 528, 4565},
    /*  71 : OR kreg16,kreg16 [r+vm:      evex.nds.l1.0f.ko16 45 /r         ] ND,SM0,SM1,ZU,FL,AVX512F,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(45) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_OR, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30073, 529, 4565},
    /*  72 : OR kreg32,kreg32*,kreg32 [rvm:      vex.nds.l1.0f.ko32 45 /r         ] ND,SM0,SM1,SM2,ZU,FL,AVX512BW,FUTURE */
        /* 261(001 205) 001(45) 120 : SM0,SM1,SM2,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_OR, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65645, 518, 4566},
    /*  73 : OR kreg32,kreg32*,kreg32 [rvm:      evex.nds.l1.0f.ko32 45 /r         ] ND,SM0,SM1,SM2,ZU,FL,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(45) 120 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_OR, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+30082, 519, 4566},
    /*  74 : OR kreg32,kreg32 [r+vm:      vex.nds.l1.0f.ko32 45 /r         ] ND,SM0,SM1,ZU,FL,AVX512BW,FUTURE */
        /* 260(001 205) 001(45) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_OR, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65652, 520, 4566},
    /*  75 : OR kreg32,kreg32 [r+vm:      evex.nds.l1.0f.ko32 45 /r         ] ND,SM0,SM1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(45) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_OR, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30091, 521, 4566},
    /*  76 : OR kreg64,kreg64*,kreg64 [rvm:      vex.nds.l1.0f.ko64 45 /r         ] SM0,ND,SM1,SM2,ZU,FL,AVX512BW,FUTURE */
        /* 261(001 204) 001(45) 120 : SM0,SM1,SM2,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_OR, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65659, 518, 4567},
    /*  77 : OR kreg64,kreg64*,kreg64 [rvm:      evex.nds.l1.0f.ko64 45 /r         ] SM0,ND,SM1,SM2,ZU,FL,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(45) 120 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_OR, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+30100, 519, 4567},
    /*  78 : OR kreg64,kreg64 [r+vm:      vex.nds.l1.0f.ko64 45 /r         ] ND,SM0,SM1,ZU,FL,AVX512BW,FUTURE */
        /* 260(001 204) 001(45) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_OR, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65666, 520, 4567},
    /*  79 : OR kreg64,kreg64 [r+vm:      evex.nds.l1.0f.ko64 45 /r         ] ND,SM0,SM1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(45) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_OR, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30109, 521, 4567},
};

static const struct itemplate instrux_ADC[64] = {
    /*   0 : ADC rm8,reg8 [mr:       hle o8 10 /r                      ] SM0-1,LOCK,FL,8086 */
        /* 273 001(10) 101 : SM0,SM1,LOCK,FL,8086 */
        {I_ADC, 2, {RM_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+71429, 25, 182},
    /*   1 : ADC rm16,reg16 [mr:       hle o16 11 /r                     ] SM0-1,LOCK,FL,8086 */
        /* 273 320 001(11) 101 : SM0,SM1,LOCK,FL,8086 */
        {I_ADC, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66495, 25, 183},
    /*   2 : ADC rm32,reg32 [mr:       hle o32 11 /r                     ] SM0-1,LOCK,FL,386 */
        /* 273 321 001(11) 101 : SM0,SM1,LOCK,FL,386 */
        {I_ADC, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66501, 26, 184},
    /*   3 : ADC rm64,reg64 [mr:       hle o64 11 /r                     ] SM0-1,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(11) 101 : SM0,SM1,LOCK,LONG,FL,PROT,X86_64 */
        {I_ADC, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+66507, 27, 185},
    /*   4 : ADC reg8,rm8 [rm:       o8 12 /r                          ] SM0-1,FL,8086 */
        /* 001(12) 110 : SM0,SM1,FL,8086 */
        {I_ADC, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+69437, 28, 186},
    /*   5 : ADC reg16,rm16 [rm:       o16 13 /r                         ] SM0-1,FL,8086 */
        /* 320 001(13) 110 : SM0,SM1,FL,8086 */
        {I_ADC, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+9618, 28, 187},
    /*   6 : ADC reg32,rm32 [rm:       o32 13 /r                         ] SM0-1,FL,386 */
        /* 321 001(13) 110 : SM0,SM1,FL,386 */
        {I_ADC, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+9648, 29, 188},
    /*   7 : ADC reg64,rm64 [rm:       o64 13 /r                         ] SM0-1,LONG,FL,PROT,X86_64 */
        /* 324 001(13) 110 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_ADC, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+9678, 30, 189},
    /*   8 : ADC reg_al,imm8 [-i:       o8 14 ib                          ] SM0-1,FL,8086 */
        /* 001(14) 021 : SM0,SM1,FL,8086 */
        {I_ADC, 2, {REG_AL,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+72604, 28, 190},
    /*   9 : ADC rm8,imm8 [mi:       hle 80 /2 ib                      ] SM0-1,LOCK,FL,8086 */
        /* 273 001(80) 202 021 : SM0,SM1,LOCK,FL,8086 */
        {I_ADC, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66513, 25, 191},
    /*  10 : ADC rm16,sbyteword16 [mi:       hle o16 83 /2 ib,s                ] SM0-1,LOCK,FL,8086 */
        /* 273 320 001(83) 202 275 : SM0,SM1,LOCK,FL,8086 */
        {I_ADC, 2, {RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+54977, 25, 192},
    /*  11 : ADC reg_ax,imm16 [-i:       o16 15 iw                         ] SM0-1,FL,8086 */
        /* 320 001(15) 031 : SM0,SM1,FL,8086 */
        {I_ADC, 2, {REG_AX,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71434, 28, 193},
    /*  12 : ADC rm16,imm16 [mi:       hle o16 81 /2 iw                  ] SM0-1,LOCK,FL,8086 */
        /* 273 320 001(81) 202 031 : SM0,SM1,LOCK,FL,8086 */
        {I_ADC, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+54984, 25, 194},
    /*  13 : ADC rm32,sbytedword32 [mi:       hle o32 83 /2 ib,s                ] SM0-1,ZU,LOCK,FL,386 */
        /* 273 321 001(83) 202 275 : SM0,SM1,ZU,LOCK,FL,386 */
        {I_ADC, 2, {RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+54991, 31, 195},
    /*  14 : ADC reg_eax,imm32 [-i:       o32 15 id                         ] SM0-1,ZU,FL,386 */
        /* 321 001(15) 041 : SM0,SM1,ZU,FL,386 */
        {I_ADC, 2, {REG_EAX,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+71439, 32, 196},
    /*  15 : ADC rm32,imm32 [mi:       hle o32 81 /2 id                  ] SM0-1,ZU,LOCK,FL,386 */
        /* 273 321 001(81) 202 041 : SM0,SM1,ZU,LOCK,FL,386 */
        {I_ADC, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+54998, 31, 197},
    /*  16 : ADC rm64,sbytedword64 [mi:       hle o64 83 /2 ib,s                ] SM0-1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(83) 202 275 : SM0,SM1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        {I_ADC, 2, {RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55005, 33, 198},
    /*  17 : ADC reg_rax,sdword64 [-i:       o64 15 id,s                       ] SM0-1,ZU,LONG,FL,PROT,X86_64 */
        /* 324 001(15) 255 : SM0,SM1,ZU,LONG,FL,PROT,X86_64 */
        {I_ADC, 2, {REG_RAX,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+71444, 34, 199},
    /*  18 : ADC rm64,sdword64 [mi:       hle o64 81 /2 id,s                ] SM0-1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(81) 202 255 : SM0,SM1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        {I_ADC, 2, {RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55012, 33, 200},
    /*  19 : ADC reg8?,reg8,rm8 [vrm:      evex.nd1..l0.m4.o8 12 /r          ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(12) 121 : SM0,SM1,SM2,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 3, {REG_GPR|BITS8,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+23440, 44, 201},
    /*  20 : ADC reg8,rm8 [rm:      evex.nd0..l0.m4.o8 12 /r          ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(12) 110 : SM0,SM1,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23449, 45, 201},
    /*  21 : ADC reg8?,rm8 [v+rm:      evex.nd1..l0.m4.o8 12 /r          ] SM0,ND,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(12) 110 : SM0,SM1,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23458, 46, 201},
    /*  22 : ADC reg16?,reg16,rm16 [vrm:      evex.nd1..l0.m4.o16 13 /r         ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(13) 121 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+9593, 47, 202},
    /*  23 : ADC reg16,rm16 [rm:      evex.nd0..l0.m4.o16 13 /r         ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(13) 110 : SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+9603, 48, 202},
    /*  24 : ADC reg16?,rm16 [v+rm:      evex.nd1..l0.m4.o16 13 /r         ] SM0,ND,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(13) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+9613, 49, 202},
    /*  25 : ADC reg32?,reg32,rm32 [vrm:      evex.nd1..l0.m4.o32 13 /r         ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(13) 121 : SM0,SM1,SM2,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+9623, 50, 203},
    /*  26 : ADC reg32,rm32 [rm:      evex.nd0..l0.m4.o32 13 /r         ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(13) 110 : SM0,SM1,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+9633, 51, 203},
    /*  27 : ADC reg32?,rm32 [v+rm:      evex.nd1..l0.m4.o32 13 /r         ] ND,SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(13) 110 : SM0,SM1,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+9643, 52, 203},
    /*  28 : ADC reg64?,reg64,rm64 [vrm:      evex.nd1..l0.m4.o64 13 /r         ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(13) 121 : SM0,SM1,SM2,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+9653, 50, 204},
    /*  29 : ADC reg64,rm64 [rm:      evex.nd0..l0.m4.o64 13 /r         ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(13) 110 : SM0,SM1,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+9663, 51, 204},
    /*  30 : ADC reg64?,rm64 [v+rm:      evex.nd1..l0.m4.o64 13 /r         ] SM0,ND,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(13) 110 : SM0,SM1,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+9673, 52, 204},
    /*  31 : ADC reg8?,rm8,reg8 [vmr:      evex.nd1..l0.m4.o8 10 /r          ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(10) 112 : SM0,SM1,SM2,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+23467, 44, 205},
    /*  32 : ADC rm8,reg8 [mr:      evex.nd0..l0.m4.o8 10 /r          ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(10) 101 : SM0,SM1,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {RM_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23476, 45, 205},
    /*  33 : ADC reg8?,reg8 [v+mr:      evex.nd1..l0.m4.o8 10 /r          ] ND,SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(10) 101 : SM0,SM1,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {REG_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23485, 46, 205},
    /*  34 : ADC reg16?,rm16,reg16 [vmr:      evex.nd1..l0.m4.o16 11 /r         ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(11) 112 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+9683, 47, 206},
    /*  35 : ADC rm16,reg16 [mr:      evex.nd0..l0.m4.o16 11 /r         ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(11) 101 : SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+9693, 48, 206},
    /*  36 : ADC reg16?,reg16 [v+mr:      evex.nd1..l0.m4.o16 11 /r         ] SM0,ND,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(11) 101 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {REG_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+9703, 49, 206},
    /*  37 : ADC reg32?,rm32,reg32 [vmr:      evex.nd1..l0.m4.o32 11 /r         ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(11) 112 : SM0,SM1,SM2,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+9713, 50, 207},
    /*  38 : ADC rm32,reg32 [mr:      evex.nd0..l0.m4.o32 11 /r         ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(11) 101 : SM0,SM1,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+9723, 51, 207},
    /*  39 : ADC reg32?,reg32 [v+mr:      evex.nd1..l0.m4.o32 11 /r         ] SM0,ND,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(11) 101 : SM0,SM1,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {REG_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+9733, 52, 207},
    /*  40 : ADC reg64?,rm64,reg64 [vmr:      evex.nd1..l0.m4.o64 11 /r         ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(11) 112 : SM0,SM1,SM2,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+9743, 50, 208},
    /*  41 : ADC rm64,reg64 [mr:      evex.nd0..l0.m4.o64 11 /r         ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(11) 101 : SM0,SM1,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+9753, 51, 208},
    /*  42 : ADC reg64?,reg64 [v+mr:      evex.nd1..l0.m4.o64 11 /r         ] SM0,ND,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(11) 101 : SM0,SM1,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+9763, 52, 208},
    /*  43 : ADC reg16?,rm16,sbyteword16 [vmi:      evex.nd1..l0.m4.o16 83 /2 ib,s    ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(83) 212 276 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 3, {REG_GPR|BITS16,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+420, 47, 209},
    /*  44 : ADC rm16,sbyteword16 [mi:      evex.nd0..l0.m4.o16 83 /2 ib,s    ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(83) 202 275 : SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+431, 48, 209},
    /*  45 : ADC reg16?,sbyteword16 [v+mi:      evex.nd1..l0.m4.o16 83 /2 ib,s    ] ND,SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(83) 202 275 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {REG_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+442, 49, 209},
    /*  46 : ADC reg32?,rm32,sbytedword32 [vmi:      evex.nd1..l0.m4.o32 83 /2 ib,s    ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(83) 212 276 : SM0,SM1,SM2,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 3, {REG_GPR|BITS32,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+453, 50, 210},
    /*  47 : ADC rm32,sbytedword32 [mi:      evex.nd0..l0.m4.o32 83 /2 ib,s    ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(83) 202 275 : SM0,SM1,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+464, 51, 210},
    /*  48 : ADC reg32?,sbytedword32 [v+mi:      evex.nd1..l0.m4.o32 83 /2 ib,s    ] ND,SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(83) 202 275 : SM0,SM1,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {REG_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+475, 52, 210},
    /*  49 : ADC reg64?,rm64,sbytedword64 [vmi:      evex.nd1..l0.m4.o64 83 /2 ib,s    ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(83) 212 276 : SM0,SM1,SM2,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+486, 50, 211},
    /*  50 : ADC rm64,sbytedword64 [mi:      evex.nd0..l0.m4.o64 83 /2 ib,s    ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(83) 202 275 : SM0,SM1,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+497, 51, 211},
    /*  51 : ADC reg64?,sbytedword64 [v+mi:      evex.nd1..l0.m4.o64 83 /2 ib,s    ] ND,SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(83) 202 275 : SM0,SM1,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {REG_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+508, 52, 211},
    /*  52 : ADC reg8?,rm8,imm8 [vmi:      evex.nd1..l0.m4.o8 80 /2 ib       ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(80) 212 022 : SM0,SM1,SM2,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 3, {REG_GPR|BITS8,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+9773, 44, 212},
    /*  53 : ADC rm8,imm8 [mi:      evex.nd0..l0.m4.o8 80 /2 ib       ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(80) 202 021 : SM0,SM1,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+9783, 45, 212},
    /*  54 : ADC reg8?,imm8 [v+mi:      evex.nd1..l0.m4.o8 80 /2 ib       ] SM0,ND,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(80) 202 021 : SM0,SM1,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {REG_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+9793, 46, 212},
    /*  55 : ADC reg16?,rm16,imm16 [vmi:      evex.nd1..l0.m4.o16 81 /2 iw      ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(81) 212 032 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 3, {REG_GPR|BITS16,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+519, 47, 213},
    /*  56 : ADC rm16,imm16 [mi:      evex.nd0..l0.m4.o16 81 /2 iw      ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(81) 202 031 : SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+530, 48, 213},
    /*  57 : ADC reg16?,imm16 [v+mi:      evex.nd1..l0.m4.o16 81 /2 iw      ] SM0,ND,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(81) 202 031 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {REG_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+541, 49, 213},
    /*  58 : ADC reg32?,rm32,imm32 [vmi:      evex.nd1..l0.m4.o32 81 /2 id      ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(81) 212 042 : SM0,SM1,SM2,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+552, 50, 214},
    /*  59 : ADC rm32,imm32 [mi:      evex.nd0..l0.m4.o32 81 /2 id      ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(81) 202 041 : SM0,SM1,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+563, 51, 214},
    /*  60 : ADC reg32?,imm32 [v+mi:      evex.nd1..l0.m4.o32 81 /2 id      ] ND,SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(81) 202 041 : SM0,SM1,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {REG_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+574, 52, 214},
    /*  61 : ADC reg64?,rm64,sdword64 [vmi:      evex.nd1..l0.m4.o64 81 /2 id,s    ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(81) 212 256 : SM0,SM1,SM2,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+585, 50, 215},
    /*  62 : ADC rm64,sdword64 [mi:      evex.nd0..l0.m4.o64 81 /2 id,s    ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(81) 202 255 : SM0,SM1,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+596, 51, 215},
    /*  63 : ADC reg64?,sdword64 [v+mi:      evex.nd1..l0.m4.o64 81 /2 id,s    ] SM0,ND,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(81) 202 255 : SM0,SM1,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ADC, 2, {REG_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+607, 52, 215},
};

static const struct itemplate instrux_SBB[64] = {
    /*   0 : SBB rm8,reg8 [mr:       hle o8 18 /r                      ] SM0-1,LOCK,FL,8086 */
        /* 273 001(18) 101 : SM0,SM1,LOCK,FL,8086 */
        {I_SBB, 2, {RM_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+71449, 25, 216},
    /*   1 : SBB rm16,reg16 [mr:       hle o16 19 /r                     ] SM0-1,LOCK,FL,8086 */
        /* 273 320 001(19) 101 : SM0,SM1,LOCK,FL,8086 */
        {I_SBB, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66519, 25, 217},
    /*   2 : SBB rm32,reg32 [mr:       hle o32 19 /r                     ] SM0-1,LOCK,FL,386 */
        /* 273 321 001(19) 101 : SM0,SM1,LOCK,FL,386 */
        {I_SBB, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66525, 26, 218},
    /*   3 : SBB rm64,reg64 [mr:       hle o64 19 /r                     ] SM0-1,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(19) 101 : SM0,SM1,LOCK,LONG,FL,PROT,X86_64 */
        {I_SBB, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+66531, 27, 219},
    /*   4 : SBB reg8,rm8 [rm:       o8 1a /r                          ] SM0-1,FL,8086 */
        /* 001(1a) 110 : SM0,SM1,FL,8086 */
        {I_SBB, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+70031, 28, 220},
    /*   5 : SBB reg16,rm16 [rm:       o16 1b /r                         ] SM0-1,FL,8086 */
        /* 320 001(1b) 110 : SM0,SM1,FL,8086 */
        {I_SBB, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+9828, 28, 221},
    /*   6 : SBB reg32,rm32 [rm:       o32 1b /r                         ] SM0-1,FL,386 */
        /* 321 001(1b) 110 : SM0,SM1,FL,386 */
        {I_SBB, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+9858, 29, 222},
    /*   7 : SBB reg64,rm64 [rm:       o64 1b /r                         ] SM0-1,LONG,FL,PROT,X86_64 */
        /* 324 001(1b) 110 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_SBB, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+9888, 30, 223},
    /*   8 : SBB reg_al,imm8 [-i:       o8 1c ib                          ] SM0-1,FL,8086 */
        /* 001(1c) 021 : SM0,SM1,FL,8086 */
        {I_SBB, 2, {REG_AL,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+72608, 28, 224},
    /*   9 : SBB rm8,imm8 [mi:       hle 80 /3 ib                      ] SM0-1,LOCK,FL,8086 */
        /* 273 001(80) 203 021 : SM0,SM1,LOCK,FL,8086 */
        {I_SBB, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66537, 25, 225},
    /*  10 : SBB rm16,sbyteword16 [mi:       hle o16 83 /3 ib,s                ] SM0-1,LOCK,FL,8086 */
        /* 273 320 001(83) 203 275 : SM0,SM1,LOCK,FL,8086 */
        {I_SBB, 2, {RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55019, 25, 226},
    /*  11 : SBB reg_ax,imm16 [-i:       o16 1d iw                         ] SM0-1,FL,8086 */
        /* 320 001(1d) 031 : SM0,SM1,FL,8086 */
        {I_SBB, 2, {REG_AX,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71454, 28, 227},
    /*  12 : SBB rm16,imm16 [mi:       hle o16 81 /3 iw                  ] SM0-1,LOCK,FL,8086 */
        /* 273 320 001(81) 203 031 : SM0,SM1,LOCK,FL,8086 */
        {I_SBB, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55026, 25, 228},
    /*  13 : SBB rm32,sbytedword32 [mi:       hle o32 83 /3 ib,s                ] SM0-1,ZU,LOCK,FL,386 */
        /* 273 321 001(83) 203 275 : SM0,SM1,ZU,LOCK,FL,386 */
        {I_SBB, 2, {RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55033, 31, 229},
    /*  14 : SBB reg_eax,imm32 [-i:       o32 1d id                         ] SM0-1,ZU,FL,386 */
        /* 321 001(1d) 041 : SM0,SM1,ZU,FL,386 */
        {I_SBB, 2, {REG_EAX,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+71459, 32, 230},
    /*  15 : SBB rm32,imm32 [mi:       hle o32 81 /3 id                  ] SM0-1,ZU,LOCK,FL,386 */
        /* 273 321 001(81) 203 041 : SM0,SM1,ZU,LOCK,FL,386 */
        {I_SBB, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+55040, 31, 231},
    /*  16 : SBB rm64,sbytedword64 [mi:       hle o64 83 /3 ib,s                ] SM0-1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(83) 203 275 : SM0,SM1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        {I_SBB, 2, {RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55047, 33, 232},
    /*  17 : SBB reg_rax,sdword64 [-i:       o64 1d id,s                       ] SM0-1,ZU,LONG,FL,PROT,X86_64 */
        /* 324 001(1d) 255 : SM0,SM1,ZU,LONG,FL,PROT,X86_64 */
        {I_SBB, 2, {REG_RAX,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+71464, 34, 233},
    /*  18 : SBB rm64,sdword64 [mi:       hle o64 81 /3 id,s                ] SM0-1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(81) 203 255 : SM0,SM1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        {I_SBB, 2, {RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55054, 33, 234},
    /*  19 : SBB reg8?,reg8,rm8 [vrm:      evex.nd1..l0.m4.o8 1a /r          ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(1a) 121 : SM0,SM1,SM2,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 3, {REG_GPR|BITS8,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+23494, 44, 235},
    /*  20 : SBB reg8,rm8 [rm:      evex.nd0..l0.m4.o8 1a /r          ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(1a) 110 : SM0,SM1,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23503, 45, 235},
    /*  21 : SBB reg8?,rm8 [v+rm:      evex.nd1..l0.m4.o8 1a /r          ] ND,SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(1a) 110 : SM0,SM1,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23512, 46, 235},
    /*  22 : SBB reg16?,reg16,rm16 [vrm:      evex.nd1..l0.m4.o16 1b /r         ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(1b) 121 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+9803, 47, 236},
    /*  23 : SBB reg16,rm16 [rm:      evex.nd0..l0.m4.o16 1b /r         ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(1b) 110 : SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+9813, 48, 236},
    /*  24 : SBB reg16?,rm16 [v+rm:      evex.nd1..l0.m4.o16 1b /r         ] ND,SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(1b) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+9823, 49, 236},
    /*  25 : SBB reg32?,reg32,rm32 [vrm:      evex.nd1..l0.m4.o32 1b /r         ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(1b) 121 : SM0,SM1,SM2,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+9833, 50, 237},
    /*  26 : SBB reg32,rm32 [rm:      evex.nd0..l0.m4.o32 1b /r         ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(1b) 110 : SM0,SM1,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+9843, 51, 237},
    /*  27 : SBB reg32?,rm32 [v+rm:      evex.nd1..l0.m4.o32 1b /r         ] SM0,ND,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(1b) 110 : SM0,SM1,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+9853, 52, 237},
    /*  28 : SBB reg64?,reg64,rm64 [vrm:      evex.nd1..l0.m4.o64 1b /r         ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(1b) 121 : SM0,SM1,SM2,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+9863, 50, 238},
    /*  29 : SBB reg64,rm64 [rm:      evex.nd0..l0.m4.o64 1b /r         ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(1b) 110 : SM0,SM1,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+9873, 51, 238},
    /*  30 : SBB reg64?,rm64 [v+rm:      evex.nd1..l0.m4.o64 1b /r         ] SM0,ND,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(1b) 110 : SM0,SM1,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+9883, 52, 238},
    /*  31 : SBB reg8?,rm8,reg8 [vmr:      evex.nd1..l0.m4.o8 18 /r          ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(18) 112 : SM0,SM1,SM2,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+23521, 44, 239},
    /*  32 : SBB rm8,reg8 [mr:      evex.nd0..l0.m4.o8 18 /r          ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(18) 101 : SM0,SM1,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {RM_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23530, 45, 239},
    /*  33 : SBB reg8?,reg8 [v+mr:      evex.nd1..l0.m4.o8 18 /r          ] SM0,ND,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(18) 101 : SM0,SM1,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {REG_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23539, 46, 239},
    /*  34 : SBB reg16?,rm16,reg16 [vmr:      evex.nd1..l0.m4.o16 19 /r         ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(19) 112 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+9893, 47, 240},
    /*  35 : SBB rm16,reg16 [mr:      evex.nd0..l0.m4.o16 19 /r         ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(19) 101 : SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+9903, 48, 240},
    /*  36 : SBB reg16?,reg16 [v+mr:      evex.nd1..l0.m4.o16 19 /r         ] ND,SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(19) 101 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {REG_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+9913, 49, 240},
    /*  37 : SBB reg32?,rm32,reg32 [vmr:      evex.nd1..l0.m4.o32 19 /r         ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(19) 112 : SM0,SM1,SM2,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+9923, 50, 241},
    /*  38 : SBB rm32,reg32 [mr:      evex.nd0..l0.m4.o32 19 /r         ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(19) 101 : SM0,SM1,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+9933, 51, 241},
    /*  39 : SBB reg32?,reg32 [v+mr:      evex.nd1..l0.m4.o32 19 /r         ] ND,SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(19) 101 : SM0,SM1,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {REG_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+9943, 52, 241},
    /*  40 : SBB reg64?,rm64,reg64 [vmr:      evex.nd1..l0.m4.o64 19 /r         ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(19) 112 : SM0,SM1,SM2,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+9953, 50, 242},
    /*  41 : SBB rm64,reg64 [mr:      evex.nd0..l0.m4.o64 19 /r         ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(19) 101 : SM0,SM1,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+9963, 51, 242},
    /*  42 : SBB reg64?,reg64 [v+mr:      evex.nd1..l0.m4.o64 19 /r         ] ND,SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(19) 101 : SM0,SM1,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+9973, 52, 242},
    /*  43 : SBB reg16?,rm16,sbyteword16 [vmi:      evex.nd1..l0.m4.o16 83 /3 ib,s    ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(83) 213 276 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 3, {REG_GPR|BITS16,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+618, 47, 243},
    /*  44 : SBB rm16,sbyteword16 [mi:      evex.nd0..l0.m4.o16 83 /3 ib,s    ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(83) 203 275 : SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+629, 48, 243},
    /*  45 : SBB reg16?,sbyteword16 [v+mi:      evex.nd1..l0.m4.o16 83 /3 ib,s    ] ND,SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(83) 203 275 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {REG_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+640, 49, 243},
    /*  46 : SBB reg32?,rm32,sbytedword32 [vmi:      evex.nd1..l0.m4.o32 83 /3 ib,s    ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(83) 213 276 : SM0,SM1,SM2,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 3, {REG_GPR|BITS32,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+651, 50, 244},
    /*  47 : SBB rm32,sbytedword32 [mi:      evex.nd0..l0.m4.o32 83 /3 ib,s    ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(83) 203 275 : SM0,SM1,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+662, 51, 244},
    /*  48 : SBB reg32?,sbytedword32 [v+mi:      evex.nd1..l0.m4.o32 83 /3 ib,s    ] SM0,ND,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(83) 203 275 : SM0,SM1,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {REG_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+673, 52, 244},
    /*  49 : SBB reg64?,rm64,sbytedword64 [vmi:      evex.nd1..l0.m4.o64 83 /3 ib,s    ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(83) 213 276 : SM0,SM1,SM2,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+684, 50, 245},
    /*  50 : SBB rm64,sbytedword64 [mi:      evex.nd0..l0.m4.o64 83 /3 ib,s    ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(83) 203 275 : SM0,SM1,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+695, 51, 245},
    /*  51 : SBB reg64?,sbytedword64 [v+mi:      evex.nd1..l0.m4.o64 83 /3 ib,s    ] ND,SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(83) 203 275 : SM0,SM1,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {REG_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+706, 52, 245},
    /*  52 : SBB reg8?,rm8,imm8 [vmi:      evex.nd1..l0.m4.o8 80 /3 ib       ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(80) 213 022 : SM0,SM1,SM2,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 3, {REG_GPR|BITS8,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+9983, 44, 246},
    /*  53 : SBB rm8,imm8 [mi:      evex.nd0..l0.m4.o8 80 /3 ib       ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(80) 203 021 : SM0,SM1,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+9993, 45, 246},
    /*  54 : SBB reg8?,imm8 [v+mi:      evex.nd1..l0.m4.o8 80 /3 ib       ] ND,SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(80) 203 021 : SM0,SM1,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {REG_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+10003, 46, 246},
    /*  55 : SBB reg16?,rm16,imm16 [vmi:      evex.nd1..l0.m4.o16 81 /3 iw      ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(81) 213 032 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 3, {REG_GPR|BITS16,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+717, 47, 247},
    /*  56 : SBB rm16,imm16 [mi:      evex.nd0..l0.m4.o16 81 /3 iw      ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(81) 203 031 : SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+728, 48, 247},
    /*  57 : SBB reg16?,imm16 [v+mi:      evex.nd1..l0.m4.o16 81 /3 iw      ] ND,SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(81) 203 031 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {REG_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+739, 49, 247},
    /*  58 : SBB reg32?,rm32,imm32 [vmi:      evex.nd1..l0.m4.o32 81 /3 id      ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(81) 213 042 : SM0,SM1,SM2,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+750, 50, 248},
    /*  59 : SBB rm32,imm32 [mi:      evex.nd0..l0.m4.o32 81 /3 id      ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(81) 203 041 : SM0,SM1,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+761, 51, 248},
    /*  60 : SBB reg32?,imm32 [v+mi:      evex.nd1..l0.m4.o32 81 /3 id      ] SM0,ND,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(81) 203 041 : SM0,SM1,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {REG_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+772, 52, 248},
    /*  61 : SBB reg64?,rm64,sdword64 [vmi:      evex.nd1..l0.m4.o64 81 /3 id,s    ] SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(81) 213 256 : SM0,SM1,SM2,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+783, 50, 249},
    /*  62 : SBB rm64,sdword64 [mi:      evex.nd0..l0.m4.o64 81 /3 id,s    ] SM0,SM1,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(81) 203 255 : SM0,SM1,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+794, 51, 249},
    /*  63 : SBB reg64?,sdword64 [v+mi:      evex.nd1..l0.m4.o64 81 /3 id,s    ] SM0,ND,SM1,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(81) 203 255 : SM0,SM1,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SBB, 2, {REG_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+805, 52, 249},
};

static const struct itemplate instrux_AND[80] = {
    /*   0 : AND rm8,reg8 [mr:       hle o8 20 /r                      ] SM0-1,LOCK,FL,8086 */
        /* 273 001(20) 101 : SM0,SM1,LOCK,FL,8086 */
        {I_AND, 2, {RM_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+71469, 25, 250},
    /*   1 : AND rm16,reg16 [mr:       hle o16 21 /r                     ] SM0-1,LOCK,FL,8086 */
        /* 273 320 001(21) 101 : SM0,SM1,LOCK,FL,8086 */
        {I_AND, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66543, 25, 251},
    /*   2 : AND rm32,reg32 [mr:       hle o32 21 /r                     ] SM0-1,LOCK,FL,386 */
        /* 273 321 001(21) 101 : SM0,SM1,LOCK,FL,386 */
        {I_AND, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66549, 26, 252},
    /*   3 : AND rm64,reg64 [mr:       hle o64 21 /r                     ] SM0-1,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(21) 101 : SM0,SM1,LOCK,LONG,FL,PROT,X86_64 */
        {I_AND, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+66555, 27, 253},
    /*   4 : AND reg8,rm8 [rm:       o8 22 /r                          ] SM0-1,FL,8086 */
        /* 001(22) 110 : SM0,SM1,FL,8086 */
        {I_AND, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+69791, 28, 254},
    /*   5 : AND reg16,rm16 [rm:       o16 23 /r                         ] SM0-1,FL,8086 */
        /* 320 001(23) 110 : SM0,SM1,FL,8086 */
        {I_AND, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+10038, 28, 255},
    /*   6 : AND reg32,rm32 [rm:       o32 23 /r                         ] SM0-1,FL,386 */
        /* 321 001(23) 110 : SM0,SM1,FL,386 */
        {I_AND, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+10068, 29, 256},
    /*   7 : AND reg64,rm64 [rm:       o64 23 /r                         ] SM0-1,LONG,FL,PROT,X86_64 */
        /* 324 001(23) 110 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_AND, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+10098, 30, 257},
    /*   8 : AND reg_al,imm8 [-i:       o8 24 ib                          ] SM0-1,FL,8086 */
        /* 001(24) 021 : SM0,SM1,FL,8086 */
        {I_AND, 2, {REG_AL,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+72612, 28, 258},
    /*   9 : AND rm8,imm8 [mi:       hle 80 /4 ib                      ] SM0-1,LOCK,FL,8086 */
        /* 273 001(80) 204 021 : SM0,SM1,LOCK,FL,8086 */
        {I_AND, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66561, 25, 259},
    /*  10 : AND rm16,sbyteword16 [mi:       hle o16 83 /4 ib,s                ] SM0-1,LOCK,FL,8086 */
        /* 273 320 001(83) 204 275 : SM0,SM1,LOCK,FL,8086 */
        {I_AND, 2, {RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55061, 25, 260},
    /*  11 : AND reg_ax,imm16 [-i:       o16 25 iw                         ] SM0-1,FL,8086 */
        /* 320 001(25) 031 : SM0,SM1,FL,8086 */
        {I_AND, 2, {REG_AX,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71474, 28, 261},
    /*  12 : AND rm16,imm16 [mi:       hle o16 81 /4 iw                  ] SM0-1,LOCK,FL,8086 */
        /* 273 320 001(81) 204 031 : SM0,SM1,LOCK,FL,8086 */
        {I_AND, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55068, 25, 262},
    /*  13 : AND rm32,sbytedword32 [mi:       hle o32 83 /4 ib,s                ] SM0-1,ZU,LOCK,FL,386 */
        /* 273 321 001(83) 204 275 : SM0,SM1,ZU,LOCK,FL,386 */
        {I_AND, 2, {RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55075, 31, 263},
    /*  14 : AND reg_eax,imm32 [-i:       o32 25 id                         ] SM0-1,ZU,FL,386 */
        /* 321 001(25) 041 : SM0,SM1,ZU,FL,386 */
        {I_AND, 2, {REG_EAX,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+71479, 32, 264},
    /*  15 : AND rm32,imm32 [mi:       hle o32 81 /4 id                  ] SM0-1,ZU,LOCK,FL,386 */
        /* 273 321 001(81) 204 041 : SM0,SM1,ZU,LOCK,FL,386 */
        {I_AND, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+55082, 31, 265},
    /*  16 : AND rm64,sbytedword64 [mi:       hle o64 83 /4 ib,s                ] SM0-1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(83) 204 275 : SM0,SM1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        {I_AND, 2, {RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55089, 33, 266},
    /*  17 : AND reg_rax,sdword64 [-i:       o64 25 id,s                       ] SM0-1,ZU,LONG,FL,PROT,X86_64 */
        /* 324 001(25) 255 : SM0,SM1,ZU,LONG,FL,PROT,X86_64 */
        {I_AND, 2, {REG_RAX,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+71484, 34, 267},
    /*  18 : AND rm64,sdword64 [mi:       hle o64 81 /4 id,s                ] SM0-1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(81) 204 255 : SM0,SM1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        {I_AND, 2, {RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55096, 33, 268},
    /*  19 : AND reg8?,reg8,rm8 [vrm:      evex.nd1.nf.l0.m4.o8 22 /r        ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(22) 121 : SM0,SM1,SM2,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 3, {REG_GPR|BITS8,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+23548, 35, 269},
    /*  20 : AND reg8,rm8 [rm:      evex.nd0.nf.l0.m4.o8 22 /r        ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(22) 110 : SM0,SM1,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23557, 36, 269},
    /*  21 : AND reg8?,rm8 [v+rm:      evex.nd1.nf.l0.m4.o8 22 /r        ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(22) 110 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23566, 37, 269},
    /*  22 : AND reg16?,reg16,rm16 [vrm:      evex.nd1.nf.l0.m4.o16 23 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(23) 121 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+10013, 38, 270},
    /*  23 : AND reg16,rm16 [rm:      evex.nd0.nf.l0.m4.o16 23 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(23) 110 : SM0,SM1,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+10023, 39, 270},
    /*  24 : AND reg16?,rm16 [v+rm:      evex.nd1.nf.l0.m4.o16 23 /r       ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(23) 110 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+10033, 40, 270},
    /*  25 : AND reg32?,reg32,rm32 [vrm:      evex.nd1.nf.l0.m4.o32 23 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(23) 121 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+10043, 41, 271},
    /*  26 : AND reg32,rm32 [rm:      evex.nd0.nf.l0.m4.o32 23 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(23) 110 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+10053, 42, 271},
    /*  27 : AND reg32?,rm32 [v+rm:      evex.nd1.nf.l0.m4.o32 23 /r       ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(23) 110 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+10063, 43, 271},
    /*  28 : AND reg64?,reg64,rm64 [vrm:      evex.nd1.nf.l0.m4.o64 23 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(23) 121 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+10073, 41, 272},
    /*  29 : AND reg64,rm64 [rm:      evex.nd0.nf.l0.m4.o64 23 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(23) 110 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+10083, 42, 272},
    /*  30 : AND reg64?,rm64 [v+rm:      evex.nd1.nf.l0.m4.o64 23 /r       ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(23) 110 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+10093, 43, 272},
    /*  31 : AND reg8?,rm8,reg8 [vmr:      evex.nd1.nf.l0.m4.o8 20 /r        ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(20) 112 : SM0,SM1,SM2,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+23575, 35, 273},
    /*  32 : AND rm8,reg8 [mr:      evex.nd0.nf.l0.m4.o8 20 /r        ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(20) 101 : SM0,SM1,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {RM_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23584, 36, 273},
    /*  33 : AND reg8?,reg8 [v+mr:      evex.nd1.nf.l0.m4.o8 20 /r        ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(20) 101 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {REG_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23593, 37, 273},
    /*  34 : AND reg16?,rm16,reg16 [vmr:      evex.nd1.nf.l0.m4.o16 21 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(21) 112 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+10103, 38, 274},
    /*  35 : AND rm16,reg16 [mr:      evex.nd0.nf.l0.m4.o16 21 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(21) 101 : SM0,SM1,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+10113, 39, 274},
    /*  36 : AND reg16?,reg16 [v+mr:      evex.nd1.nf.l0.m4.o16 21 /r       ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(21) 101 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {REG_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+10123, 40, 274},
    /*  37 : AND reg32?,rm32,reg32 [vmr:      evex.nd1.nf.l0.m4.o32 21 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(21) 112 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+10133, 41, 275},
    /*  38 : AND rm32,reg32 [mr:      evex.nd0.nf.l0.m4.o32 21 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(21) 101 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+10143, 42, 275},
    /*  39 : AND reg32?,reg32 [v+mr:      evex.nd1.nf.l0.m4.o32 21 /r       ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(21) 101 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {REG_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+10153, 43, 275},
    /*  40 : AND reg64?,rm64,reg64 [vmr:      evex.nd1.nf.l0.m4.o64 21 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(21) 112 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+10163, 41, 276},
    /*  41 : AND rm64,reg64 [mr:      evex.nd0.nf.l0.m4.o64 21 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(21) 101 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+10173, 42, 276},
    /*  42 : AND reg64?,reg64 [v+mr:      evex.nd1.nf.l0.m4.o64 21 /r       ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(21) 101 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+10183, 43, 276},
    /*  43 : AND reg16?,rm16,sbyteword16 [vmi:      evex.nd1.nf.l0.m4.o16 83 /4 ib,s  ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(83) 214 276 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 3, {REG_GPR|BITS16,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+816, 38, 277},
    /*  44 : AND rm16,sbyteword16 [mi:      evex.nd0.nf.l0.m4.o16 83 /4 ib,s  ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(83) 204 275 : SM0,SM1,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+827, 39, 277},
    /*  45 : AND reg16?,sbyteword16 [v+mi:      evex.nd1.nf.l0.m4.o16 83 /4 ib,s  ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(83) 204 275 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {REG_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+838, 40, 277},
    /*  46 : AND reg32?,rm32,sbytedword32 [vmi:      evex.nd1.nf.l0.m4.o32 83 /4 ib,s  ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(83) 214 276 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 3, {REG_GPR|BITS32,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+849, 41, 278},
    /*  47 : AND rm32,sbytedword32 [mi:      evex.nd0.nf.l0.m4.o32 83 /4 ib,s  ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(83) 204 275 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+860, 42, 278},
    /*  48 : AND reg32?,sbytedword32 [v+mi:      evex.nd1.nf.l0.m4.o32 83 /4 ib,s  ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(83) 204 275 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {REG_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+871, 43, 278},
    /*  49 : AND reg64?,rm64,sbytedword64 [vmi:      evex.nd1.nf.l0.m4.o64 83 /4 ib,s  ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(83) 214 276 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+882, 41, 279},
    /*  50 : AND rm64,sbytedword64 [mi:      evex.nd0.nf.l0.m4.o64 83 /4 ib,s  ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(83) 204 275 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+893, 42, 279},
    /*  51 : AND reg64?,sbytedword64 [v+mi:      evex.nd1.nf.l0.m4.o64 83 /4 ib,s  ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(83) 204 275 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {REG_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+904, 43, 279},
    /*  52 : AND reg8?,rm8,imm8 [vmi:      evex.nd1.nf.l0.m4.o8 80 /4 ib     ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(80) 214 022 : SM0,SM1,SM2,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 3, {REG_GPR|BITS8,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+10193, 35, 280},
    /*  53 : AND rm8,imm8 [mi:      evex.nd0.nf.l0.m4.o8 80 /4 ib     ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(80) 204 021 : SM0,SM1,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+10203, 36, 280},
    /*  54 : AND reg8?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o8 80 /4 ib     ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(80) 204 021 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {REG_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+10213, 37, 280},
    /*  55 : AND reg16?,rm16,imm16 [vmi:      evex.nd1.nf.l0.m4.o16 81 /4 iw    ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(81) 214 032 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 3, {REG_GPR|BITS16,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+915, 38, 281},
    /*  56 : AND rm16,imm16 [mi:      evex.nd0.nf.l0.m4.o16 81 /4 iw    ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(81) 204 031 : SM0,SM1,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+926, 39, 281},
    /*  57 : AND reg16?,imm16 [v+mi:      evex.nd1.nf.l0.m4.o16 81 /4 iw    ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(81) 204 031 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {REG_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+937, 40, 281},
    /*  58 : AND reg32?,rm32,imm32 [vmi:      evex.nd1.nf.l0.m4.o32 81 /4 id    ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(81) 214 042 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+948, 41, 282},
    /*  59 : AND rm32,imm32 [mi:      evex.nd0.nf.l0.m4.o32 81 /4 id    ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(81) 204 041 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+959, 42, 282},
    /*  60 : AND reg32?,imm32 [v+mi:      evex.nd1.nf.l0.m4.o32 81 /4 id    ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(81) 204 041 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {REG_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+970, 43, 282},
    /*  61 : AND reg64?,rm64,sdword64 [vmi:      evex.nd1.nf.l0.m4.o64 81 /4 id,s  ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(81) 214 256 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+981, 41, 283},
    /*  62 : AND rm64,sdword64 [mi:      evex.nd0.nf.l0.m4.o64 81 /4 id,s  ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(81) 204 255 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+992, 42, 283},
    /*  63 : AND reg64?,sdword64 [v+mi:      evex.nd1.nf.l0.m4.o64 81 /4 id,s  ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(81) 204 255 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_AND, 2, {REG_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+1003, 43, 283},
    /*  64 : AND kreg8,kreg8*,kreg8 [rvm:      vex.l1.0f.ko8 41 /r              ] SM0,ND,SM1,SM2,ZU,FL,AVX512DQ,FUTURE */
        /* 261(001 005) 001(41) 120 : SM0,SM1,SM2,NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_AND, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65449, 514, 4516},
    /*  65 : AND kreg8,kreg8*,kreg8 [rvm:      evex.l1.0f.ko8 41 /r              ] SM0,ND,SM1,SM2,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(41) 120 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_AND, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+29830, 515, 4516},
    /*  66 : AND kreg8,kreg8 [r+vm:      vex.l1.0f.ko8 41 /r              ] ND,SM0,SM1,ZU,FL,AVX512DQ,FUTURE */
        /* 260(001 005) 001(41) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_AND, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65456, 516, 4516},
    /*  67 : AND kreg8,kreg8 [r+vm:      evex.l1.0f.ko8 41 /r              ] ND,SM0,SM1,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(41) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_AND, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29839, 517, 4516},
    /*  68 : AND kreg16,kreg16*,kreg16 [rvm:      vex.l1.0f.ko16 41 /r             ] ND,SM0,SM1,SM2,ZU,FL,AVX512F,FUTURE */
        /* 261(001 004) 001(41) 120 : SM0,SM1,SM2,NOAPX,ZU,FL,VEX,AVX512F,FUTURE */
        {I_AND, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65463, 526, 4517},
    /*  69 : AND kreg16,kreg16*,kreg16 [rvm:      evex.l1.0f.ko16 41 /r             ] ND,SM0,SM1,SM2,ZU,FL,AVX512F,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(41) 120 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_AND, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+29848, 527, 4517},
    /*  70 : AND kreg16,kreg16 [r+vm:      vex.l1.0f.ko16 41 /r             ] ND,SM0,SM1,ZU,FL,AVX512F,FUTURE */
        /* 260(001 004) 001(41) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512F,FUTURE */
        {I_AND, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65470, 528, 4517},
    /*  71 : AND kreg16,kreg16 [r+vm:      evex.l1.0f.ko16 41 /r             ] ND,SM0,SM1,ZU,FL,AVX512F,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(41) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_AND, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29857, 529, 4517},
    /*  72 : AND kreg32,kreg32*,kreg32 [rvm:      vex.l1.0f.ko32 41 /r             ] ND,SM0,SM1,SM2,ZU,FL,AVX512BW,FUTURE */
        /* 261(001 205) 001(41) 120 : SM0,SM1,SM2,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_AND, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65477, 518, 4518},
    /*  73 : AND kreg32,kreg32*,kreg32 [rvm:      evex.l1.0f.ko32 41 /r             ] ND,SM0,SM1,SM2,ZU,FL,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(41) 120 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_AND, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+29866, 519, 4518},
    /*  74 : AND kreg32,kreg32 [r+vm:      vex.l1.0f.ko32 41 /r             ] ND,SM0,SM1,ZU,FL,AVX512BW,FUTURE */
        /* 260(001 205) 001(41) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_AND, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65484, 520, 4518},
    /*  75 : AND kreg32,kreg32 [r+vm:      evex.l1.0f.ko32 41 /r             ] ND,SM0,SM1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(41) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_AND, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29875, 521, 4518},
    /*  76 : AND kreg64,kreg64*,kreg64 [rvm:      vex.l1.0f.ko64 41 /r             ] SM0,ND,SM1,SM2,ZU,FL,AVX512BW,FUTURE */
        /* 261(001 204) 001(41) 120 : SM0,SM1,SM2,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_AND, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65491, 518, 4519},
    /*  77 : AND kreg64,kreg64*,kreg64 [rvm:      evex.l1.0f.ko64 41 /r             ] SM0,ND,SM1,SM2,ZU,FL,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(41) 120 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_AND, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+29884, 519, 4519},
    /*  78 : AND kreg64,kreg64 [r+vm:      vex.l1.0f.ko64 41 /r             ] ND,SM0,SM1,ZU,FL,AVX512BW,FUTURE */
        /* 260(001 204) 001(41) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_AND, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65498, 520, 4519},
    /*  79 : AND kreg64,kreg64 [r+vm:      evex.l1.0f.ko64 41 /r             ] ND,SM0,SM1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(41) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_AND, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29893, 521, 4519},
};

static const struct itemplate instrux_SUB[64] = {
    /*   0 : SUB rm8,reg8 [mr:       hle o8 28 /r                      ] SM0-1,LOCK,FL,8086 */
        /* 273 001(28) 101 : SM0,SM1,LOCK,FL,8086 */
        {I_SUB, 2, {RM_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+71489, 25, 284},
    /*   1 : SUB rm16,reg16 [mr:       hle o16 29 /r                     ] SM0-1,LOCK,FL,8086 */
        /* 273 320 001(29) 101 : SM0,SM1,LOCK,FL,8086 */
        {I_SUB, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66567, 25, 285},
    /*   2 : SUB rm32,reg32 [mr:       hle o32 29 /r                     ] SM0-1,LOCK,FL,386 */
        /* 273 321 001(29) 101 : SM0,SM1,LOCK,FL,386 */
        {I_SUB, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66573, 26, 286},
    /*   3 : SUB rm64,reg64 [mr:       hle o64 29 /r                     ] SM0-1,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(29) 101 : SM0,SM1,LOCK,LONG,FL,PROT,X86_64 */
        {I_SUB, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+66579, 27, 287},
    /*   4 : SUB reg8,rm8 [rm:       o8 2a /r                          ] SM0-1,FL,8086 */
        /* 001(2a) 110 : SM0,SM1,FL,8086 */
        {I_SUB, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+69701, 28, 288},
    /*   5 : SUB reg16,rm16 [rm:       o16 2b /r                         ] SM0-1,FL,8086 */
        /* 320 001(2b) 110 : SM0,SM1,FL,8086 */
        {I_SUB, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+10248, 28, 289},
    /*   6 : SUB reg32,rm32 [rm:       o32 2b /r                         ] SM0-1,FL,386 */
        /* 321 001(2b) 110 : SM0,SM1,FL,386 */
        {I_SUB, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+10278, 29, 290},
    /*   7 : SUB reg64,rm64 [rm:       o64 2b /r                         ] SM0-1,LONG,FL,PROT,X86_64 */
        /* 324 001(2b) 110 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_SUB, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+10308, 30, 291},
    /*   8 : SUB reg_al,imm8 [-i:       o8 2c ib                          ] SM0-1,FL,8086 */
        /* 001(2c) 021 : SM0,SM1,FL,8086 */
        {I_SUB, 2, {REG_AL,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+72616, 28, 292},
    /*   9 : SUB rm8,imm8 [mi:       hle 80 /5 ib                      ] SM0-1,LOCK,FL,8086 */
        /* 273 001(80) 205 021 : SM0,SM1,LOCK,FL,8086 */
        {I_SUB, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66585, 25, 293},
    /*  10 : SUB rm16,sbyteword16 [mi:       hle o16 83 /5 ib,s                ] SM0-1,LOCK,FL,8086 */
        /* 273 320 001(83) 205 275 : SM0,SM1,LOCK,FL,8086 */
        {I_SUB, 2, {RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55103, 25, 294},
    /*  11 : SUB reg_ax,imm16 [-i:       o16 2d iw                         ] SM0-1,FL,8086 */
        /* 320 001(2d) 031 : SM0,SM1,FL,8086 */
        {I_SUB, 2, {REG_AX,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71494, 28, 295},
    /*  12 : SUB rm16,imm16 [mi:       hle o16 81 /5 iw                  ] SM0-1,LOCK,FL,8086 */
        /* 273 320 001(81) 205 031 : SM0,SM1,LOCK,FL,8086 */
        {I_SUB, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55110, 25, 296},
    /*  13 : SUB rm32,sbytedword32 [mi:       hle o32 83 /5 ib,s                ] SM0-1,ZU,LOCK,FL,386 */
        /* 273 321 001(83) 205 275 : SM0,SM1,ZU,LOCK,FL,386 */
        {I_SUB, 2, {RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55117, 31, 297},
    /*  14 : SUB reg_eax,imm32 [-i:       o32 2d id                         ] SM0-1,ZU,FL,386 */
        /* 321 001(2d) 041 : SM0,SM1,ZU,FL,386 */
        {I_SUB, 2, {REG_EAX,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+71499, 32, 298},
    /*  15 : SUB rm32,imm32 [mi:       hle o32 81 /5 id                  ] SM0-1,ZU,LOCK,FL,386 */
        /* 273 321 001(81) 205 041 : SM0,SM1,ZU,LOCK,FL,386 */
        {I_SUB, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+55124, 31, 299},
    /*  16 : SUB rm64,sbytedword64 [mi:       hle o64 83 /5 ib,s                ] SM0-1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(83) 205 275 : SM0,SM1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        {I_SUB, 2, {RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55131, 33, 300},
    /*  17 : SUB reg_rax,sdword64 [-i:       o64 2d id,s                       ] SM0-1,ZU,LONG,FL,PROT,X86_64 */
        /* 324 001(2d) 255 : SM0,SM1,ZU,LONG,FL,PROT,X86_64 */
        {I_SUB, 2, {REG_RAX,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+71504, 34, 301},
    /*  18 : SUB rm64,sdword64 [mi:       hle o64 81 /5 id,s                ] SM0-1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(81) 205 255 : SM0,SM1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        {I_SUB, 2, {RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55138, 33, 302},
    /*  19 : SUB reg8?,reg8,rm8 [vrm:      evex.nd1.nf.l0.m4.o8 2a /r        ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(2a) 121 : SM0,SM1,SM2,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 3, {REG_GPR|BITS8,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+23602, 35, 303},
    /*  20 : SUB reg8,rm8 [rm:      evex.nd0.nf.l0.m4.o8 2a /r        ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(2a) 110 : SM0,SM1,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23611, 36, 303},
    /*  21 : SUB reg8?,rm8 [v+rm:      evex.nd1.nf.l0.m4.o8 2a /r        ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(2a) 110 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23620, 37, 303},
    /*  22 : SUB reg16?,reg16,rm16 [vrm:      evex.nd1.nf.l0.m4.o16 2b /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(2b) 121 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+10223, 38, 304},
    /*  23 : SUB reg16,rm16 [rm:      evex.nd0.nf.l0.m4.o16 2b /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(2b) 110 : SM0,SM1,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+10233, 39, 304},
    /*  24 : SUB reg16?,rm16 [v+rm:      evex.nd1.nf.l0.m4.o16 2b /r       ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(2b) 110 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+10243, 40, 304},
    /*  25 : SUB reg32?,reg32,rm32 [vrm:      evex.nd1.nf.l0.m4.o32 2b /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(2b) 121 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+10253, 41, 305},
    /*  26 : SUB reg32,rm32 [rm:      evex.nd0.nf.l0.m4.o32 2b /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(2b) 110 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+10263, 42, 305},
    /*  27 : SUB reg32?,rm32 [v+rm:      evex.nd1.nf.l0.m4.o32 2b /r       ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(2b) 110 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+10273, 43, 305},
    /*  28 : SUB reg64?,reg64,rm64 [vrm:      evex.nd1.nf.l0.m4.o64 2b /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(2b) 121 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+10283, 41, 306},
    /*  29 : SUB reg64,rm64 [rm:      evex.nd0.nf.l0.m4.o64 2b /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(2b) 110 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+10293, 42, 306},
    /*  30 : SUB reg64?,rm64 [v+rm:      evex.nd1.nf.l0.m4.o64 2b /r       ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(2b) 110 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+10303, 43, 306},
    /*  31 : SUB reg8?,rm8,reg8 [vmr:      evex.nd1.nf.l0.m4.o8 28 /r        ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(28) 112 : SM0,SM1,SM2,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+23629, 35, 307},
    /*  32 : SUB rm8,reg8 [mr:      evex.nd0.nf.l0.m4.o8 28 /r        ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(28) 101 : SM0,SM1,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {RM_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23638, 36, 307},
    /*  33 : SUB reg8?,reg8 [v+mr:      evex.nd1.nf.l0.m4.o8 28 /r        ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(28) 101 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {REG_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23647, 37, 307},
    /*  34 : SUB reg16?,rm16,reg16 [vmr:      evex.nd1.nf.l0.m4.o16 29 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(29) 112 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+10313, 38, 308},
    /*  35 : SUB rm16,reg16 [mr:      evex.nd0.nf.l0.m4.o16 29 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(29) 101 : SM0,SM1,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+10323, 39, 308},
    /*  36 : SUB reg16?,reg16 [v+mr:      evex.nd1.nf.l0.m4.o16 29 /r       ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(29) 101 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {REG_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+10333, 40, 308},
    /*  37 : SUB reg32?,rm32,reg32 [vmr:      evex.nd1.nf.l0.m4.o32 29 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(29) 112 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+10343, 41, 309},
    /*  38 : SUB rm32,reg32 [mr:      evex.nd0.nf.l0.m4.o32 29 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(29) 101 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+10353, 42, 309},
    /*  39 : SUB reg32?,reg32 [v+mr:      evex.nd1.nf.l0.m4.o32 29 /r       ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(29) 101 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {REG_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+10363, 43, 309},
    /*  40 : SUB reg64?,rm64,reg64 [vmr:      evex.nd1.nf.l0.m4.o64 29 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(29) 112 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+10373, 41, 310},
    /*  41 : SUB rm64,reg64 [mr:      evex.nd0.nf.l0.m4.o64 29 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(29) 101 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+10383, 42, 310},
    /*  42 : SUB reg64?,reg64 [v+mr:      evex.nd1.nf.l0.m4.o64 29 /r       ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(29) 101 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+10393, 43, 310},
    /*  43 : SUB reg16?,rm16,sbyteword16 [vmi:      evex.nd1.nf.l0.m4.o16 83 /5 ib,s  ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(83) 215 276 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 3, {REG_GPR|BITS16,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+1014, 38, 311},
    /*  44 : SUB rm16,sbyteword16 [mi:      evex.nd0.nf.l0.m4.o16 83 /5 ib,s  ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(83) 205 275 : SM0,SM1,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+1025, 39, 311},
    /*  45 : SUB reg16?,sbyteword16 [v+mi:      evex.nd1.nf.l0.m4.o16 83 /5 ib,s  ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(83) 205 275 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {REG_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+1036, 40, 311},
    /*  46 : SUB reg32?,rm32,sbytedword32 [vmi:      evex.nd1.nf.l0.m4.o32 83 /5 ib,s  ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(83) 215 276 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 3, {REG_GPR|BITS32,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+1047, 41, 312},
    /*  47 : SUB rm32,sbytedword32 [mi:      evex.nd0.nf.l0.m4.o32 83 /5 ib,s  ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(83) 205 275 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+1058, 42, 312},
    /*  48 : SUB reg32?,sbytedword32 [v+mi:      evex.nd1.nf.l0.m4.o32 83 /5 ib,s  ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(83) 205 275 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {REG_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+1069, 43, 312},
    /*  49 : SUB reg64?,rm64,sbytedword64 [vmi:      evex.nd1.nf.l0.m4.o64 83 /5 ib,s  ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(83) 215 276 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+1080, 41, 313},
    /*  50 : SUB rm64,sbytedword64 [mi:      evex.nd0.nf.l0.m4.o64 83 /5 ib,s  ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(83) 205 275 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+1091, 42, 313},
    /*  51 : SUB reg64?,sbytedword64 [v+mi:      evex.nd1.nf.l0.m4.o64 83 /5 ib,s  ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(83) 205 275 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {REG_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+1102, 43, 313},
    /*  52 : SUB reg8?,rm8,imm8 [vmi:      evex.nd1.nf.l0.m4.o8 80 /5 ib     ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(80) 215 022 : SM0,SM1,SM2,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 3, {REG_GPR|BITS8,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+10403, 35, 314},
    /*  53 : SUB rm8,imm8 [mi:      evex.nd0.nf.l0.m4.o8 80 /5 ib     ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(80) 205 021 : SM0,SM1,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+10413, 36, 314},
    /*  54 : SUB reg8?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o8 80 /5 ib     ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(80) 205 021 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {REG_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+10423, 37, 314},
    /*  55 : SUB reg16?,rm16,imm16 [vmi:      evex.nd1.nf.l0.m4.o16 81 /5 iw    ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(81) 215 032 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 3, {REG_GPR|BITS16,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+1113, 38, 315},
    /*  56 : SUB rm16,imm16 [mi:      evex.nd0.nf.l0.m4.o16 81 /5 iw    ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(81) 205 031 : SM0,SM1,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+1124, 39, 315},
    /*  57 : SUB reg16?,imm16 [v+mi:      evex.nd1.nf.l0.m4.o16 81 /5 iw    ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(81) 205 031 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {REG_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+1135, 40, 315},
    /*  58 : SUB reg32?,rm32,imm32 [vmi:      evex.nd1.nf.l0.m4.o32 81 /5 id    ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(81) 215 042 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+1146, 41, 316},
    /*  59 : SUB rm32,imm32 [mi:      evex.nd0.nf.l0.m4.o32 81 /5 id    ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(81) 205 041 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+1157, 42, 316},
    /*  60 : SUB reg32?,imm32 [v+mi:      evex.nd1.nf.l0.m4.o32 81 /5 id    ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(81) 205 041 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {REG_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+1168, 43, 316},
    /*  61 : SUB reg64?,rm64,sdword64 [vmi:      evex.nd1.nf.l0.m4.o64 81 /5 id,s  ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(81) 215 256 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+1179, 41, 317},
    /*  62 : SUB rm64,sdword64 [mi:      evex.nd0.nf.l0.m4.o64 81 /5 id,s  ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(81) 205 255 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+1190, 42, 317},
    /*  63 : SUB reg64?,sdword64 [v+mi:      evex.nd1.nf.l0.m4.o64 81 /5 id,s  ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(81) 205 255 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SUB, 2, {REG_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+1201, 43, 317},
};

static const struct itemplate instrux_XOR[80] = {
    /*   0 : XOR rm8,reg8 [mr:       hle o8 30 /r                      ] SM0-1,LOCK,FL,8086 */
        /* 273 001(30) 101 : SM0,SM1,LOCK,FL,8086 */
        {I_XOR, 2, {RM_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+71509, 25, 318},
    /*   1 : XOR rm16,reg16 [mr:       hle o16 31 /r                     ] SM0-1,LOCK,FL,8086 */
        /* 273 320 001(31) 101 : SM0,SM1,LOCK,FL,8086 */
        {I_XOR, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66591, 25, 319},
    /*   2 : XOR rm32,reg32 [mr:       hle o32 31 /r                     ] SM0-1,LOCK,FL,386 */
        /* 273 321 001(31) 101 : SM0,SM1,LOCK,FL,386 */
        {I_XOR, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66597, 26, 320},
    /*   3 : XOR rm64,reg64 [mr:       hle o64 31 /r                     ] SM0-1,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(31) 101 : SM0,SM1,LOCK,LONG,FL,PROT,X86_64 */
        {I_XOR, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+66603, 27, 321},
    /*   4 : XOR reg8,rm8 [rm:       o8 32 /r                          ] SM0-1,FL,8086 */
        /* 001(32) 110 : SM0,SM1,FL,8086 */
        {I_XOR, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+69827, 28, 322},
    /*   5 : XOR reg16,rm16 [rm:       o16 33 /r                         ] SM0-1,FL,8086 */
        /* 320 001(33) 110 : SM0,SM1,FL,8086 */
        {I_XOR, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+10458, 28, 323},
    /*   6 : XOR reg32,rm32 [rm:       o32 33 /r                         ] SM0-1,FL,386 */
        /* 321 001(33) 110 : SM0,SM1,FL,386 */
        {I_XOR, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+10488, 29, 324},
    /*   7 : XOR reg64,rm64 [rm:       o64 33 /r                         ] SM0-1,LONG,FL,PROT,X86_64 */
        /* 324 001(33) 110 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_XOR, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+10518, 30, 325},
    /*   8 : XOR reg_al,imm8 [-i:       o8 34 ib                          ] SM0-1,FL,8086 */
        /* 001(34) 021 : SM0,SM1,FL,8086 */
        {I_XOR, 2, {REG_AL,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+72620, 28, 326},
    /*   9 : XOR rm8,imm8 [mi:       hle 80 /6 ib                      ] SM0-1,LOCK,FL,8086 */
        /* 273 001(80) 206 021 : SM0,SM1,LOCK,FL,8086 */
        {I_XOR, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66609, 25, 327},
    /*  10 : XOR rm16,sbyteword16 [mi:       hle o16 83 /6 ib,s                ] SM0-1,LOCK,FL,8086 */
        /* 273 320 001(83) 206 275 : SM0,SM1,LOCK,FL,8086 */
        {I_XOR, 2, {RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55145, 25, 328},
    /*  11 : XOR reg_ax,imm16 [-i:       o16 35 iw                         ] SM0-1,FL,8086 */
        /* 320 001(35) 031 : SM0,SM1,FL,8086 */
        {I_XOR, 2, {REG_AX,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71514, 28, 329},
    /*  12 : XOR rm16,imm16 [mi:       hle o16 81 /6 iw                  ] SM0-1,LOCK,FL,8086 */
        /* 273 320 001(81) 206 031 : SM0,SM1,LOCK,FL,8086 */
        {I_XOR, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55152, 25, 330},
    /*  13 : XOR rm32,sbytedword32 [mi:       hle o32 83 /6 ib,s                ] SM0-1,ZU,LOCK,FL,386 */
        /* 273 321 001(83) 206 275 : SM0,SM1,ZU,LOCK,FL,386 */
        {I_XOR, 2, {RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55159, 31, 331},
    /*  14 : XOR reg_eax,imm32 [-i:       o32 35 id                         ] SM0-1,ZU,FL,386 */
        /* 321 001(35) 041 : SM0,SM1,ZU,FL,386 */
        {I_XOR, 2, {REG_EAX,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+71519, 32, 332},
    /*  15 : XOR rm32,imm32 [mi:       hle o32 81 /6 id                  ] SM0-1,ZU,LOCK,FL,386 */
        /* 273 321 001(81) 206 041 : SM0,SM1,ZU,LOCK,FL,386 */
        {I_XOR, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+55166, 31, 333},
    /*  16 : XOR rm64,sbytedword64 [mi:       hle o64 83 /6 ib,s                ] SM0-1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(83) 206 275 : SM0,SM1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        {I_XOR, 2, {RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55173, 33, 334},
    /*  17 : XOR reg_rax,sdword64 [-i:       o64 35 id,s                       ] SM0-1,ZU,LONG,FL,PROT,X86_64 */
        /* 324 001(35) 255 : SM0,SM1,ZU,LONG,FL,PROT,X86_64 */
        {I_XOR, 2, {REG_RAX,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+71524, 34, 335},
    /*  18 : XOR rm64,sdword64 [mi:       hle o64 81 /6 id,s                ] SM0-1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(81) 206 255 : SM0,SM1,ZU,LOCK,LONG,FL,PROT,X86_64 */
        {I_XOR, 2, {RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55180, 33, 336},
    /*  19 : XOR reg8?,reg8,rm8 [vrm:      evex.nd1.nf.l0.m4.o8 32 /r        ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(32) 121 : SM0,SM1,SM2,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 3, {REG_GPR|BITS8,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+23656, 35, 337},
    /*  20 : XOR reg8,rm8 [rm:      evex.nd0.nf.l0.m4.o8 32 /r        ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(32) 110 : SM0,SM1,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23665, 36, 337},
    /*  21 : XOR reg8?,rm8 [v+rm:      evex.nd1.nf.l0.m4.o8 32 /r        ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(32) 110 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23674, 37, 337},
    /*  22 : XOR reg16?,reg16,rm16 [vrm:      evex.nd1.nf.l0.m4.o16 33 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(33) 121 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+10433, 38, 338},
    /*  23 : XOR reg16,rm16 [rm:      evex.nd0.nf.l0.m4.o16 33 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(33) 110 : SM0,SM1,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+10443, 39, 338},
    /*  24 : XOR reg16?,rm16 [v+rm:      evex.nd1.nf.l0.m4.o16 33 /r       ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(33) 110 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+10453, 40, 338},
    /*  25 : XOR reg32?,reg32,rm32 [vrm:      evex.nd1.nf.l0.m4.o32 33 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(33) 121 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+10463, 41, 339},
    /*  26 : XOR reg32,rm32 [rm:      evex.nd0.nf.l0.m4.o32 33 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(33) 110 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+10473, 42, 339},
    /*  27 : XOR reg32?,rm32 [v+rm:      evex.nd1.nf.l0.m4.o32 33 /r       ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(33) 110 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+10483, 43, 339},
    /*  28 : XOR reg64?,reg64,rm64 [vrm:      evex.nd1.nf.l0.m4.o64 33 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(33) 121 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+10493, 41, 340},
    /*  29 : XOR reg64,rm64 [rm:      evex.nd0.nf.l0.m4.o64 33 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(33) 110 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+10503, 42, 340},
    /*  30 : XOR reg64?,rm64 [v+rm:      evex.nd1.nf.l0.m4.o64 33 /r       ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(33) 110 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+10513, 43, 340},
    /*  31 : XOR reg8?,rm8,reg8 [vmr:      evex.nd1.nf.l0.m4.o8 30 /r        ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(30) 112 : SM0,SM1,SM2,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+23683, 35, 341},
    /*  32 : XOR rm8,reg8 [mr:      evex.nd0.nf.l0.m4.o8 30 /r        ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(30) 101 : SM0,SM1,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {RM_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23692, 36, 341},
    /*  33 : XOR reg8?,reg8 [v+mr:      evex.nd1.nf.l0.m4.o8 30 /r        ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(30) 101 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {REG_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+23701, 37, 341},
    /*  34 : XOR reg16?,rm16,reg16 [vmr:      evex.nd1.nf.l0.m4.o16 31 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(31) 112 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+10523, 38, 342},
    /*  35 : XOR rm16,reg16 [mr:      evex.nd0.nf.l0.m4.o16 31 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(31) 101 : SM0,SM1,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+10533, 39, 342},
    /*  36 : XOR reg16?,reg16 [v+mr:      evex.nd1.nf.l0.m4.o16 31 /r       ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(31) 101 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {REG_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+10543, 40, 342},
    /*  37 : XOR reg32?,rm32,reg32 [vmr:      evex.nd1.nf.l0.m4.o32 31 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(31) 112 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+10553, 41, 343},
    /*  38 : XOR rm32,reg32 [mr:      evex.nd0.nf.l0.m4.o32 31 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(31) 101 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+10563, 42, 343},
    /*  39 : XOR reg32?,reg32 [v+mr:      evex.nd1.nf.l0.m4.o32 31 /r       ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(31) 101 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {REG_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+10573, 43, 343},
    /*  40 : XOR reg64?,rm64,reg64 [vmr:      evex.nd1.nf.l0.m4.o64 31 /r       ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(31) 112 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+10583, 41, 344},
    /*  41 : XOR rm64,reg64 [mr:      evex.nd0.nf.l0.m4.o64 31 /r       ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(31) 101 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+10593, 42, 344},
    /*  42 : XOR reg64?,reg64 [v+mr:      evex.nd1.nf.l0.m4.o64 31 /r       ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(31) 101 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+10603, 43, 344},
    /*  43 : XOR reg16?,rm16,sbyteword16 [vmi:      evex.nd1.nf.l0.m4.o16 83 /6 ib,s  ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(83) 216 276 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+1212, 38, 345},
    /*  44 : XOR rm16,sbyteword16 [mi:      evex.nd0.nf.l0.m4.o16 83 /6 ib,s  ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(83) 206 275 : SM0,SM1,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+1223, 39, 345},
    /*  45 : XOR reg16?,sbyteword16 [v+mi:      evex.nd1.nf.l0.m4.o16 83 /6 ib,s  ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(83) 206 275 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {REG_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+1234, 40, 345},
    /*  46 : XOR reg32?,rm32,sbytedword32 [vmi:      evex.nd1.nf.l0.m4.o32 83 /6 ib,s  ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(83) 216 276 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+1245, 41, 346},
    /*  47 : XOR rm32,sbytedword32 [mi:      evex.nd0.nf.l0.m4.o32 83 /6 ib,s  ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(83) 206 275 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+1256, 42, 346},
    /*  48 : XOR reg32?,sbytedword32 [v+mi:      evex.nd1.nf.l0.m4.o32 83 /6 ib,s  ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(83) 206 275 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {REG_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+1267, 43, 346},
    /*  49 : XOR reg64?,rm64,sbytedword64 [vmi:      evex.nd1.nf.l0.m4.o64 83 /6 ib,s  ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(83) 216 276 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+1278, 41, 347},
    /*  50 : XOR rm64,sbytedword64 [mi:      evex.nd0.nf.l0.m4.o64 83 /6 ib,s  ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(83) 206 275 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+1289, 42, 347},
    /*  51 : XOR reg64?,sbytedword64 [v+mi:      evex.nd1.nf.l0.m4.o64 83 /6 ib,s  ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(83) 206 275 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {REG_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+1300, 43, 347},
    /*  52 : XOR reg8?,rm8,imm8 [vmi:      evex.nd1.nf.l0.m4.o8 80 /6 ib     ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(80) 216 022 : SM0,SM1,SM2,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+10613, 35, 348},
    /*  53 : XOR rm8,imm8 [mi:      evex.nd0.nf.l0.m4.o8 80 /6 ib     ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(80) 206 021 : SM0,SM1,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+10623, 36, 348},
    /*  54 : XOR reg8?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o8 80 /6 ib     ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(80) 206 021 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {REG_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+10633, 37, 348},
    /*  55 : XOR reg16?,rm16,imm16 [vmi:      evex.nd1.nf.l0.m4.o16 81 /6 iw    ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(81) 216 032 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+1311, 38, 349},
    /*  56 : XOR rm16,imm16 [mi:      evex.nd0.nf.l0.m4.o16 81 /6 iw    ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(81) 206 031 : SM0,SM1,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+1322, 39, 349},
    /*  57 : XOR reg16?,imm16 [v+mi:      evex.nd1.nf.l0.m4.o16 81 /6 iw    ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(81) 206 031 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {REG_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+1333, 40, 349},
    /*  58 : XOR reg32?,rm32,imm32 [vmi:      evex.nd1.nf.l0.m4.o32 81 /6 id    ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(81) 216 042 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+1344, 41, 350},
    /*  59 : XOR rm32,imm32 [mi:      evex.nd0.nf.l0.m4.o32 81 /6 id    ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(81) 206 041 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+1355, 42, 350},
    /*  60 : XOR reg32?,imm32 [v+mi:      evex.nd1.nf.l0.m4.o32 81 /6 id    ] SM0,ND,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(81) 206 041 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {REG_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+1366, 43, 350},
    /*  61 : XOR reg64?,rm64,sdword64 [vmi:      evex.nd1.nf.l0.m4.o64 81 /6 id,s  ] SM0,SM1,SM2,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(81) 216 256 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+1377, 41, 351},
    /*  62 : XOR rm64,sdword64 [mi:      evex.nd0.nf.l0.m4.o64 81 /6 id,s  ] SM0,SM1,NF,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(81) 206 255 : SM0,SM1,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+1388, 42, 351},
    /*  63 : XOR reg64?,sdword64 [v+mi:      evex.nd1.nf.l0.m4.o64 81 /6 id,s  ] ND,SM0,SM1,NF,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(81) 206 255 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_XOR, 2, {REG_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+1399, 43, 351},
    /*  64 : XOR kreg8,kreg8*,kreg8 [rvm:      vex.nds.l1.0f.ko8 47 /r          ] ND,SM0,SM1,SM2,ZU,FL,AVX512DQ,FUTURE */
        /* 261(001 005) 001(47) 120 : SM0,SM1,SM2,NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_XOR, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65827, 514, 4710},
    /*  65 : XOR kreg8,kreg8*,kreg8 [rvm:      evex.nds.l1.0f.ko8 47 /r          ] ND,SM0,SM1,SM2,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(47) 120 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_XOR, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+30316, 515, 4710},
    /*  66 : XOR kreg8,kreg8 [r+vm:      vex.nds.l1.0f.ko8 47 /r          ] ND,SM0,SM1,ZU,FL,AVX512DQ,FUTURE */
        /* 260(001 005) 001(47) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_XOR, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65834, 516, 4710},
    /*  67 : XOR kreg8,kreg8 [r+vm:      evex.nds.l1.0f.ko8 47 /r          ] ND,SM0,SM1,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(47) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_XOR, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30325, 517, 4710},
    /*  68 : XOR kreg16,kreg16*,kreg16 [rvm:      vex.nds.l1.0f.ko16 47 /r         ] SM0,ND,SM1,SM2,ZU,FL,AVX512F,FUTURE */
        /* 261(001 004) 001(47) 120 : SM0,SM1,SM2,NOAPX,ZU,FL,VEX,AVX512F,FUTURE */
        {I_XOR, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65841, 526, 4711},
    /*  69 : XOR kreg16,kreg16*,kreg16 [rvm:      evex.nds.l1.0f.ko16 47 /r         ] SM0,ND,SM1,SM2,ZU,FL,AVX512F,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(47) 120 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_XOR, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+30334, 527, 4711},
    /*  70 : XOR kreg16,kreg16 [r+vm:      vex.nds.l1.0f.ko16 47 /r         ] SM0,ND,SM1,ZU,FL,AVX512F,FUTURE */
        /* 260(001 004) 001(47) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512F,FUTURE */
        {I_XOR, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65848, 528, 4711},
    /*  71 : XOR kreg16,kreg16 [r+vm:      evex.nds.l1.0f.ko16 47 /r         ] SM0,ND,SM1,ZU,FL,AVX512F,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(47) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_XOR, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30343, 529, 4711},
    /*  72 : XOR kreg32,kreg32*,kreg32 [rvm:      vex.nds.l1.0f.ko32 47 /r         ] SM0,ND,SM1,SM2,ZU,FL,AVX512BW,FUTURE */
        /* 261(001 205) 001(47) 120 : SM0,SM1,SM2,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_XOR, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65855, 518, 4712},
    /*  73 : XOR kreg32,kreg32*,kreg32 [rvm:      evex.nds.l1.0f.ko32 47 /r         ] SM0,ND,SM1,SM2,ZU,FL,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(47) 120 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_XOR, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+30352, 519, 4712},
    /*  74 : XOR kreg32,kreg32 [r+vm:      vex.nds.l1.0f.ko32 47 /r         ] SM0,ND,SM1,ZU,FL,AVX512BW,FUTURE */
        /* 260(001 205) 001(47) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_XOR, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65862, 520, 4712},
    /*  75 : XOR kreg32,kreg32 [r+vm:      evex.nds.l1.0f.ko32 47 /r         ] SM0,ND,SM1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(47) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_XOR, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30361, 521, 4712},
    /*  76 : XOR kreg64,kreg64*,kreg64 [rvm:      vex.nds.l1.0f.ko64 47 /r         ] ND,SM0,SM1,SM2,ZU,FL,AVX512BW,FUTURE */
        /* 261(001 204) 001(47) 120 : SM0,SM1,SM2,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_XOR, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65869, 518, 4713},
    /*  77 : XOR kreg64,kreg64*,kreg64 [rvm:      evex.nds.l1.0f.ko64 47 /r         ] ND,SM0,SM1,SM2,ZU,FL,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(47) 120 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_XOR, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+30370, 519, 4713},
    /*  78 : XOR kreg64,kreg64 [r+vm:      vex.nds.l1.0f.ko64 47 /r         ] ND,SM0,SM1,ZU,FL,AVX512BW,FUTURE */
        /* 260(001 204) 001(47) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_XOR, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65876, 520, 4713},
    /*  79 : XOR kreg64,kreg64 [r+vm:      evex.nds.l1.0f.ko64 47 /r         ] ND,SM0,SM1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(47) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_XOR, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30379, 521, 4713},
};

static const struct itemplate instrux_CMP[19] = {
    /*   0 : CMP rm8,reg8 [mr:       hle o8 38 /r                      ] SM0-1,FL,8086 */
        /* 273 001(38) 101 : SM0,SM1,FL,8086 */
        {I_CMP, 2, {RM_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+71529, 28, 352},
    /*   1 : CMP rm16,reg16 [mr:       hle o16 39 /r                     ] SM0-1,FL,8086 */
        /* 273 320 001(39) 101 : SM0,SM1,FL,8086 */
        {I_CMP, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66615, 28, 353},
    /*   2 : CMP rm32,reg32 [mr:       hle o32 39 /r                     ] SM0-1,FL,386 */
        /* 273 321 001(39) 101 : SM0,SM1,FL,386 */
        {I_CMP, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66621, 29, 354},
    /*   3 : CMP rm64,reg64 [mr:       hle o64 39 /r                     ] SM0-1,LONG,FL,PROT,X86_64 */
        /* 273 324 001(39) 101 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_CMP, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+66627, 30, 355},
    /*   4 : CMP reg8,rm8 [rm:       o8 3a /r                          ] SM0-1,FL,8086 */
        /* 001(3a) 110 : SM0,SM1,FL,8086 */
        {I_CMP, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+69773, 28, 356},
    /*   5 : CMP reg16,rm16 [rm:       o16 3b /r                         ] SM0-1,FL,8086 */
        /* 320 001(3b) 110 : SM0,SM1,FL,8086 */
        {I_CMP, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71534, 28, 357},
    /*   6 : CMP reg32,rm32 [rm:       o32 3b /r                         ] SM0-1,FL,386 */
        /* 321 001(3b) 110 : SM0,SM1,FL,386 */
        {I_CMP, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+71539, 29, 358},
    /*   7 : CMP reg64,rm64 [rm:       o64 3b /r                         ] SM0-1,LONG,FL,PROT,X86_64 */
        /* 324 001(3b) 110 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_CMP, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+71544, 30, 359},
    /*   8 : CMP reg_al,imm8 [-i:       o8 3c ib                          ] SM0-1,FL,8086 */
        /* 001(3c) 021 : SM0,SM1,FL,8086 */
        {I_CMP, 2, {REG_AL,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+72624, 28, 360},
    /*   9 : CMP rm8,imm8 [mi:       hle 80 /7 ib                      ] SM0-1,FL,8086 */
        /* 273 001(80) 207 021 : SM0,SM1,FL,8086 */
        {I_CMP, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66633, 28, 361},
    /*  10 : CMP rm16,sbyteword16 [mi:       hle o16 83 /7 ib,s                ] SM0-1,FL,8086 */
        /* 273 320 001(83) 207 275 : SM0,SM1,FL,8086 */
        {I_CMP, 2, {RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55187, 28, 362},
    /*  11 : CMP reg_ax,imm16 [-i:       o16 3d iw                         ] SM0-1,FL,8086 */
        /* 320 001(3d) 031 : SM0,SM1,FL,8086 */
        {I_CMP, 2, {REG_AX,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71549, 28, 363},
    /*  12 : CMP rm16,imm16 [mi:       hle o16 81 /7 iw                  ] SM0-1,FL,8086 */
        /* 273 320 001(81) 207 031 : SM0,SM1,FL,8086 */
        {I_CMP, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55194, 28, 364},
    /*  13 : CMP rm32,sbytedword32 [mi:       hle o32 83 /7 ib,s                ] SM0-1,ZU,FL,386 */
        /* 273 321 001(83) 207 275 : SM0,SM1,ZU,FL,386 */
        {I_CMP, 2, {RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55201, 32, 365},
    /*  14 : CMP reg_eax,imm32 [-i:       o32 3d id                         ] SM0-1,ZU,FL,386 */
        /* 321 001(3d) 041 : SM0,SM1,ZU,FL,386 */
        {I_CMP, 2, {REG_EAX,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+71554, 32, 366},
    /*  15 : CMP rm32,imm32 [mi:       hle o32 81 /7 id                  ] SM0-1,ZU,FL,386 */
        /* 273 321 001(81) 207 041 : SM0,SM1,ZU,FL,386 */
        {I_CMP, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+55208, 32, 367},
    /*  16 : CMP rm64,sbytedword64 [mi:       hle o64 83 /7 ib,s                ] SM0-1,ZU,LONG,FL,PROT,X86_64 */
        /* 273 324 001(83) 207 275 : SM0,SM1,ZU,LONG,FL,PROT,X86_64 */
        {I_CMP, 2, {RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55215, 34, 368},
    /*  17 : CMP reg_rax,sdword64 [-i:       o64 3d id,s                       ] SM0-1,ZU,LONG,FL,PROT,X86_64 */
        /* 324 001(3d) 255 : SM0,SM1,ZU,LONG,FL,PROT,X86_64 */
        {I_CMP, 2, {REG_RAX,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+71559, 34, 369},
    /*  18 : CMP rm64,sdword64 [mi:       hle o64 81 /7 id,s                ] SM0-1,ZU,LONG,FL,PROT,X86_64 */
        /* 273 324 001(81) 207 255 : SM0,SM1,ZU,LONG,FL,PROT,X86_64 */
        {I_CMP, 2, {RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+55222, 34, 370},
};

static const struct itemplate instrux_TEST[24] = {
    /*   0 : TEST rm8,reg8 [mr:       o8 84 /r                          ] SM0-1,FL,8086 */
        /* 001(84) 101 : SM0,SM1,FL,8086 */
        {I_TEST, 2, {RM_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+72628, 28, 373},
    /*   1 : TEST rm16,reg16 [mr:       o16 85 /r                         ] SM0-1,FL,8086 */
        /* 320 001(85) 101 : SM0,SM1,FL,8086 */
        {I_TEST, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71564, 28, 374},
    /*   2 : TEST rm32,reg32 [mr:       o32 85 /r                         ] SM0-1,FL,386 */
        /* 321 001(85) 101 : SM0,SM1,FL,386 */
        {I_TEST, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+71569, 29, 375},
    /*   3 : TEST rm64,reg64 [mr:       o64 85 /r                         ] SM0-1,LONG,FL,PROT,X86_64 */
        /* 324 001(85) 101 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_TEST, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+71574, 30, 376},
    /*   4 : TEST reg8,mem8 [rm:       o8 84 /r                          ] SM0,ND,SM1,FL,8086 */
        /* 001(84) 110 : SM0,SM1,FL,8086 */
        {I_TEST, 2, {REG_GPR|BITS8,MEMORY|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+72632, 28, 377},
    /*   5 : TEST reg16,mem16 [rm:       o16 85 /r                         ] SM0,ND,SM1,FL,8086 */
        /* 320 001(85) 110 : SM0,SM1,FL,8086 */
        {I_TEST, 2, {REG_GPR|BITS16,MEMORY|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71579, 28, 378},
    /*   6 : TEST reg32,mem32 [rm:       o32 85 /r                         ] ND,SM0-1,FL,386 */
        /* 321 001(85) 110 : SM0,SM1,FL,386 */
        {I_TEST, 2, {REG_GPR|BITS32,MEMORY|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+71584, 29, 379},
    /*   7 : TEST reg64,mem64 [rm:       o64 85 /r                         ] SM0,ND,SM1,LONG,FL,PROT,X86_64 */
        /* 324 001(85) 110 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_TEST, 2, {REG_GPR|BITS64,MEMORY|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+71589, 30, 380},
    /*   8 : TEST reg_al,imm8 [-i:       o8 a8 ib                          ] SM0-1,NOAPX,FL,8086 */
        /* 001(a8) 021 : SM0,SM1,NOAPX,FL,8086 */
        {I_TEST, 2, {REG_AL|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+72636, 53, 381},
    /*   9 : TEST reg_ax,imm16 [-i:       o16 a9 iw                         ] SM0-1,NOAPX,FL,8086 */
        /* 320 001(a9) 031 : SM0,SM1,NOAPX,FL,8086 */
        {I_TEST, 2, {REG_AX|RN_L16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71594, 53, 382},
    /*  10 : TEST reg_eax,imm32 [-i:       o32 a9 id                         ] SM0-1,NOAPX,FL,386 */
        /* 321 001(a9) 041 : SM0,SM1,NOAPX,FL,386 */
        {I_TEST, 2, {REG_EAX|RN_L16,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+71599, 54, 383},
    /*  11 : TEST reg_rax,sdword64 [-i:       o64 a9 id,s                       ] SM0-1,NOAPX,LONG,FL,PROT,X86_64 */
        /* 324 001(a9) 255 : SM0,SM1,NOAPX,LONG,FL,PROT,X86_64 */
        {I_TEST, 2, {REG_RAX|RN_L16,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+71604, 55, 384},
    /*  12 : TEST rm8,imm8 [mi:       o8 f6 /0 ib                       ] SM0-1,FL,8086 */
        /* 001(f6) 200 021 : SM0,SM1,FL,8086 */
        {I_TEST, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+71609, 28, 385},
    /*  13 : TEST rm16,imm16 [mi:       o16 f7 /0 iw                      ] SM0-1,FL,8086 */
        /* 320 001(f7) 200 031 : SM0,SM1,FL,8086 */
        {I_TEST, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66639, 28, 386},
    /*  14 : TEST rm32,imm32 [mi:       o32 f7 /0 id                      ] SM0-1,FL,386 */
        /* 321 001(f7) 200 041 : SM0,SM1,FL,386 */
        {I_TEST, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66645, 29, 387},
    /*  15 : TEST rm64,sdword64 [mi:       o64 f7 /0 id,s                    ] SM0-1,LONG,FL,PROT,X86_64 */
        /* 324 001(f7) 200 255 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_TEST, 2, {RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+66651, 30, 388},
    /*  16 : TEST kreg8,kreg8 [rm:       vex.l0.0f.ko8 99 /r              ] SM0,ND,SM1,ZU,FL,AVX512DQ,FUTURE */
        /* 270(001 001) 001(99) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_TEST, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65701, 516, 4660},
    /*  17 : TEST kreg8,kreg8 [rm:       evex.l0.0f.ko8 99 /r              ] SM0,ND,SM1,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(99) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_TEST, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30154, 517, 4660},
    /*  18 : TEST kreg16,kreg16 [rm:       vex.l0.0f.ko16 99 /r             ] SM0,ND,SM1,ZU,FL,AVX512DQ,FUTURE */
        /* 270(001 000) 001(99) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_TEST, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65708, 516, 4661},
    /*  19 : TEST kreg16,kreg16 [rm:       evex.l0.0f.ko16 99 /r             ] SM0,ND,SM1,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(99) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_TEST, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30163, 517, 4661},
    /*  20 : TEST kreg32,kreg32 [rm:       vex.l0.0f.ko32 99 /r             ] SM0,ND,SM1,ZU,FL,AVX512BW,FUTURE */
        /* 270(001 201) 001(99) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_TEST, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65715, 520, 4662},
    /*  21 : TEST kreg32,kreg32 [rm:       evex.l0.0f.ko32 99 /r             ] SM0,ND,SM1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(99) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_TEST, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30172, 521, 4662},
    /*  22 : TEST kreg64,kreg64 [rm:       vex.l0.0f.ko64 99 /r             ] ND,SM0-1,ZU,FL,AVX512BW,FUTURE */
        /* 270(001 200) 001(99) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_TEST, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65722, 520, 4663},
    /*  23 : TEST kreg64,kreg64 [rm:       evex.l0.0f.ko64 99 /r             ] ND,SM0-1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(99) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_TEST, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30181, 521, 4663},
};

static const struct itemplate instrux_ROL[100] = {
    /*   0 : ROL rm8,unity [m-:       o8 d0 /0                          ] FL,8086 */
        /* 001(d0) 200 : FL,8086 */
        {I_ROL, 2, {RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23733, 56, 391},
    /*   1 : ROL rm16,unity [m-:       o16 d1 /0                         ] FL,8086 */
        /* 320 001(d1) 200 : FL,8086 */
        {I_ROL, 2, {RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10688, 56, 392},
    /*   2 : ROL rm32,unity [m-:       o32 d1 /0                         ] FL,386 */
        /* 321 001(d1) 200 : FL,386 */
        {I_ROL, 2, {RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10718, 57, 393},
    /*   3 : ROL rm64,unity [m-:       o64 d1 /0                         ] LONG,FL,PROT,X86_64 */
        /* 324 001(d1) 200 : LONG,FL,PROT,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10748, 58, 394},
    /*   4 : ROL rm8,reg_cl [m-:       o8 d2 /0                          ] FL,8086 */
        /* 001(d2) 200 : FL,8086 */
        {I_ROL, 2, {RM_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23760, 56, 395},
    /*   5 : ROL rm16,reg_cl [m-:       o16 d3 /0                         ] FL,8086 */
        /* 320 001(d3) 200 : FL,8086 */
        {I_ROL, 2, {RM_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10778, 56, 396},
    /*   6 : ROL rm32,reg_cl [m-:       o32 d3 /0                         ] FL,386 */
        /* 321 001(d3) 200 : FL,386 */
        {I_ROL, 2, {RM_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10808, 57, 397},
    /*   7 : ROL rm64,reg_cl [m-:       o64 d3 /0                         ] LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 200 : LONG,FL,PROT,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10838, 58, 398},
    /*   8 : ROL rm8,reg_cx [m-:       o8 d2 /0                          ] ND,FL,8086 */
        /* 001(d2) 200 : FL,8086 */
        {I_ROL, 2, {RM_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23760, 56, 399},
    /*   9 : ROL rm16,reg_cx [m-:       o16 d3 /0                         ] ND,FL,8086 */
        /* 320 001(d3) 200 : FL,8086 */
        {I_ROL, 2, {RM_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10778, 56, 400},
    /*  10 : ROL rm32,reg_cx [m-:       o32 d3 /0                         ] ND,FL,386 */
        /* 321 001(d3) 200 : FL,386 */
        {I_ROL, 2, {RM_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10808, 57, 401},
    /*  11 : ROL rm64,reg_cx [m-:       o64 d3 /0                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 200 : LONG,FL,PROT,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10838, 58, 402},
    /*  12 : ROL rm8,reg_ecx [m-:       o8 d2 /0                          ] ND,FL,8086 */
        /* 001(d2) 200 : FL,8086 */
        {I_ROL, 2, {RM_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23760, 56, 403},
    /*  13 : ROL rm16,reg_ecx [m-:       o16 d3 /0                         ] ND,FL,8086 */
        /* 320 001(d3) 200 : FL,8086 */
        {I_ROL, 2, {RM_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10778, 56, 404},
    /*  14 : ROL rm32,reg_ecx [m-:       o32 d3 /0                         ] ND,FL,386 */
        /* 321 001(d3) 200 : FL,386 */
        {I_ROL, 2, {RM_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10808, 57, 405},
    /*  15 : ROL rm64,reg_ecx [m-:       o64 d3 /0                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 200 : LONG,FL,PROT,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10838, 58, 406},
    /*  16 : ROL rm8,reg_rcx [m-:       o8 d2 /0                          ] ND,FL,8086 */
        /* 001(d2) 200 : FL,8086 */
        {I_ROL, 2, {RM_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23760, 56, 407},
    /*  17 : ROL rm16,reg_rcx [m-:       o16 d3 /0                         ] ND,FL,8086 */
        /* 320 001(d3) 200 : FL,8086 */
        {I_ROL, 2, {RM_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10778, 56, 408},
    /*  18 : ROL rm32,reg_rcx [m-:       o32 d3 /0                         ] ND,FL,386 */
        /* 321 001(d3) 200 : FL,386 */
        {I_ROL, 2, {RM_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10808, 57, 409},
    /*  19 : ROL rm64,reg_rcx [m-:       o64 d3 /0                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 200 : LONG,FL,PROT,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10838, 58, 410},
    /*  20 : ROL rm8,imm8 [mi:       o8 c0 /0 ib,u                     ] FL,186 */
        /* 001(c0) 200 025 : FL,186 */
        {I_ROL, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+10868, 59, 411},
    /*  21 : ROL rm16,imm8 [mi:       o16 c1 /0 ib,u                    ] FL,186 */
        /* 320 001(c1) 200 025 : FL,186 */
        {I_ROL, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1437, 59, 412},
    /*  22 : ROL rm32,imm8 [mi:       o32 c1 /0 ib,u                    ] FL,386 */
        /* 321 001(c1) 200 025 : FL,386 */
        {I_ROL, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1470, 57, 413},
    /*  23 : ROL rm64,imm8 [mi:       o64 c1 /0 ib,u                    ] LONG,FL,PROT,X86_64 */
        /* 324 001(c1) 200 025 : LONG,FL,PROT,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1503, 58, 414},
    /*  24 : ROL reg32,rm32,imm_known8 [rmi:      vex.lz.f2.0f3a.w0 f0 /r ib^1f     ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 270(003 003) 001(f0) 110 306 000 037 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_ROL, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,IMM_KNOWN|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+10643, 62, 622},
    /*  25 : ROL reg64,rm64,imm_known8 [rmi:      vex.lz.f2.0f3a.w1 f0 /r ib^3f     ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 270(003 203) 001(f0) 110 306 000 077 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_ROL, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,IMM_KNOWN|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+10653, 62, 640},
    /*  26 : ROL reg8?,rm8,unity [vm-:      evex.nd1.nf.l0.m4.o8 d0 /0        ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d0) 210 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+23710, 37, 659},
    /*  27 : ROL rm8,unity [m-:      evex.nd0.nf.l0.m4.o8 d0 /0        ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d0) 200 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23719, 64, 659},
    /*  28 : ROL reg8?,unity [v+m-:      evex.nd1.nf.l0.m4.o8 d0 /0        ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d0) 200 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23728, 65, 659},
    /*  29 : ROL reg16?,rm16,unity [vm-:      evex.nd1.nf.l0.m4.o16 d1 /0       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d1) 210 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+10663, 40, 660},
    /*  30 : ROL rm16,unity [m-:      evex.nd0.nf.l0.m4.o16 d1 /0       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d1) 200 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10673, 66, 660},
    /*  31 : ROL reg16?,unity [v+m-:      evex.nd1.nf.l0.m4.o16 d1 /0       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d1) 200 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10683, 67, 660},
    /*  32 : ROL reg32?,rm32,unity [vm-:      evex.nd1.nf.l0.m4.o32 d1 /0       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d1) 210 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+10693, 43, 661},
    /*  33 : ROL rm32,unity [m-:      evex.nd0.nf.l0.m4.o32 d1 /0       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d1) 200 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10703, 68, 661},
    /*  34 : ROL reg32?,unity [v+m-:      evex.nd1.nf.l0.m4.o32 d1 /0       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d1) 200 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10713, 69, 661},
    /*  35 : ROL reg64?,rm64,unity [vm-:      evex.nd1.nf.l0.m4.o64 d1 /0       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d1) 210 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+10723, 43, 662},
    /*  36 : ROL rm64,unity [m-:      evex.nd0.nf.l0.m4.o64 d1 /0       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d1) 200 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10733, 68, 662},
    /*  37 : ROL reg64?,unity [v+m-:      evex.nd1.nf.l0.m4.o64 d1 /0       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d1) 200 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10743, 69, 662},
    /*  38 : ROL reg8?,rm8,reg_cl [vm-:      evex.nd1.nf.l0.m4.o8 d2 /0        ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 210 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+23737, 37, 663},
    /*  39 : ROL rm8,reg_cl [m-:      evex.nd0.nf.l0.m4.o8 d2 /0        ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 200 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23746, 64, 663},
    /*  40 : ROL reg8?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /0        ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 200 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23755, 65, 663},
    /*  41 : ROL reg16?,rm16,reg_cl [vm-:      evex.nd1.nf.l0.m4.o16 d3 /0       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 210 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+10753, 40, 664},
    /*  42 : ROL rm16,reg_cl [m-:      evex.nd0.nf.l0.m4.o16 d3 /0       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 200 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10763, 66, 664},
    /*  43 : ROL reg16?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /0       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 200 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10773, 67, 664},
    /*  44 : ROL reg32?,rm32,reg_cl [vm-:      evex.nd1.nf.l0.m4.o32 d3 /0       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 210 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+10783, 43, 665},
    /*  45 : ROL rm32,reg_cl [m-:      evex.nd0.nf.l0.m4.o32 d3 /0       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 200 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10793, 68, 665},
    /*  46 : ROL reg32?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /0       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 200 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10803, 69, 665},
    /*  47 : ROL reg64?,rm64,reg_cl [vm-:      evex.nd1.nf.l0.m4.o64 d3 /0       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 210 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+10813, 43, 666},
    /*  48 : ROL rm64,reg_cl [m-:      evex.nd0.nf.l0.m4.o64 d3 /0       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 200 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10823, 68, 666},
    /*  49 : ROL reg64?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /0       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 200 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10833, 69, 666},
    /*  50 : ROL reg8?,rm8,reg_cx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /0        ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 210 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+23737, 37, 667},
    /*  51 : ROL rm8,reg_cx [m-:      evex.nd0.nf.l0.m4.o8 d2 /0        ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 200 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23746, 64, 667},
    /*  52 : ROL reg8?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /0        ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 200 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23755, 65, 667},
    /*  53 : ROL reg16?,rm16,reg_cx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /0       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 210 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+10753, 40, 668},
    /*  54 : ROL rm16,reg_cx [m-:      evex.nd0.nf.l0.m4.o16 d3 /0       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 200 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10763, 66, 668},
    /*  55 : ROL reg16?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /0       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 200 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10773, 67, 668},
    /*  56 : ROL reg32?,rm32,reg_cx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /0       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 210 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+10783, 43, 669},
    /*  57 : ROL rm32,reg_cx [m-:      evex.nd0.nf.l0.m4.o32 d3 /0       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 200 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10793, 68, 669},
    /*  58 : ROL reg32?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /0       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 200 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10803, 69, 669},
    /*  59 : ROL reg64?,rm64,reg_cx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /0       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 210 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+10813, 43, 670},
    /*  60 : ROL rm64,reg_cx [m-:      evex.nd0.nf.l0.m4.o64 d3 /0       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 200 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10823, 68, 670},
    /*  61 : ROL reg64?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /0       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 200 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10833, 69, 670},
    /*  62 : ROL reg8?,rm8,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /0        ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 210 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+23737, 37, 671},
    /*  63 : ROL rm8,reg_ecx [m-:      evex.nd0.nf.l0.m4.o8 d2 /0        ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 200 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23746, 64, 671},
    /*  64 : ROL reg8?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /0        ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 200 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23755, 65, 671},
    /*  65 : ROL reg16?,rm16,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /0       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 210 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+10753, 40, 672},
    /*  66 : ROL rm16,reg_ecx [m-:      evex.nd0.nf.l0.m4.o16 d3 /0       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 200 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10763, 66, 672},
    /*  67 : ROL reg16?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /0       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 200 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10773, 67, 672},
    /*  68 : ROL reg32?,rm32,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /0       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 210 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+10783, 43, 673},
    /*  69 : ROL rm32,reg_ecx [m-:      evex.nd0.nf.l0.m4.o32 d3 /0       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 200 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10793, 68, 673},
    /*  70 : ROL reg32?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /0       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 200 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10803, 69, 673},
    /*  71 : ROL reg64?,rm64,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /0       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 210 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+10813, 43, 674},
    /*  72 : ROL rm64,reg_ecx [m-:      evex.nd0.nf.l0.m4.o64 d3 /0       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 200 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10823, 68, 674},
    /*  73 : ROL reg64?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /0       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 200 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10833, 69, 674},
    /*  74 : ROL reg8?,rm8,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /0        ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 210 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+23737, 37, 675},
    /*  75 : ROL rm8,reg_rcx [m-:      evex.nd0.nf.l0.m4.o8 d2 /0        ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 200 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23746, 64, 675},
    /*  76 : ROL reg8?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /0        ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 200 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23755, 65, 675},
    /*  77 : ROL reg16?,rm16,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /0       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 210 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+10753, 40, 676},
    /*  78 : ROL rm16,reg_rcx [m-:      evex.nd0.nf.l0.m4.o16 d3 /0       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 200 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10763, 66, 676},
    /*  79 : ROL reg16?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /0       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 200 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10773, 67, 676},
    /*  80 : ROL reg32?,rm32,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /0       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 210 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+10783, 43, 677},
    /*  81 : ROL rm32,reg_rcx [m-:      evex.nd0.nf.l0.m4.o32 d3 /0       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 200 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10793, 68, 677},
    /*  82 : ROL reg32?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /0       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 200 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10803, 69, 677},
    /*  83 : ROL reg64?,rm64,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /0       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 210 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+10813, 43, 678},
    /*  84 : ROL rm64,reg_rcx [m-:      evex.nd0.nf.l0.m4.o64 d3 /0       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 200 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10823, 68, 678},
    /*  85 : ROL reg64?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /0       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 200 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10833, 69, 678},
    /*  86 : ROL reg8?,rm8,imm8 [vmi:      evex.nd1.nf.l0.m4.o8 c0 /0 ib,u   ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(c0) 210 026 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+10843, 37, 679},
    /*  87 : ROL rm8,imm8 [mi:      evex.nd0.nf.l0.m4.o8 c0 /0 ib,u   ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(c0) 200 025 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+10853, 64, 679},
    /*  88 : ROL reg8?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o8 c0 /0 ib,u   ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(c0) 200 025 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+10863, 65, 679},
    /*  89 : ROL reg16?,rm16,imm8 [vmi:      evex.nd1.nf.l0.m4.o16 c1 /0 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(c1) 210 026 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+1410, 40, 680},
    /*  90 : ROL rm16,imm8 [mi:      evex.nd0.nf.l0.m4.o16 c1 /0 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(c1) 200 025 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1421, 66, 680},
    /*  91 : ROL reg16?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o16 c1 /0 ib,u  ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(c1) 200 025 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1432, 67, 680},
    /*  92 : ROL reg32?,rm32,imm8 [vmi:      evex.nd1.nf.l0.m4.o32 c1 /0 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(c1) 210 026 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+1443, 43, 681},
    /*  93 : ROL rm32,imm8 [mi:      evex.nd0.nf.l0.m4.o32 c1 /0 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(c1) 200 025 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1454, 68, 681},
    /*  94 : ROL reg32?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o32 c1 /0 ib,u  ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(c1) 200 025 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1465, 69, 681},
    /*  95 : ROL reg64?,rm64,imm8 [vmi:      evex.nd1.nf.l0.m4.o64 c1 /0 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(c1) 210 026 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+1476, 43, 682},
    /*  96 : ROL rm64,imm8 [mi:      evex.nd0.nf.l0.m4.o64 c1 /0 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(c1) 200 025 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1487, 68, 682},
    /*  97 : ROL reg64?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o64 c1 /0 ib,u  ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(c1) 200 025 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROL, 2, {REG_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1498, 69, 682},
    /*  98 : ROL reg32,rm32,imm_known8 [rmi:      evex.lz.f2.0f3a.w0 f0 /r ib^1f    ] ND,SM0-1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 250(f3 7f 08) 300 001(f0) 110 306 000 037 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_KNOWN|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+0, 72, 888},
    /*  99 : ROL reg64,rm64,imm_known8 [rmi:      evex.lz.f2.0f3a.w1 f0 /r ib^3f    ] SM0,ND,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 250(f3 ff 08) 300 001(f0) 110 306 000 077 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_ROL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,IMM_KNOWN|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+12, 72, 906},
};

static const struct itemplate instrux_ROR[100] = {
    /*   0 : ROR rm8,unity [m-:       o8 d0 /1                          ] FL,8086 */
        /* 001(d0) 201 : FL,8086 */
        {I_ROR, 2, {RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23787, 56, 415},
    /*   1 : ROR rm16,unity [m-:       o16 d1 /1                         ] FL,8086 */
        /* 320 001(d1) 201 : FL,8086 */
        {I_ROR, 2, {RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10898, 56, 416},
    /*   2 : ROR rm32,unity [m-:       o32 d1 /1                         ] FL,386 */
        /* 321 001(d1) 201 : FL,386 */
        {I_ROR, 2, {RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10928, 57, 417},
    /*   3 : ROR rm64,unity [m-:       o64 d1 /1                         ] LONG,FL,PROT,X86_64 */
        /* 324 001(d1) 201 : LONG,FL,PROT,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10958, 58, 418},
    /*   4 : ROR rm8,reg_cl [m-:       o8 d2 /1                          ] FL,8086 */
        /* 001(d2) 201 : FL,8086 */
        {I_ROR, 2, {RM_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23814, 56, 419},
    /*   5 : ROR rm16,reg_cl [m-:       o16 d3 /1                         ] FL,8086 */
        /* 320 001(d3) 201 : FL,8086 */
        {I_ROR, 2, {RM_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10988, 56, 420},
    /*   6 : ROR rm32,reg_cl [m-:       o32 d3 /1                         ] FL,386 */
        /* 321 001(d3) 201 : FL,386 */
        {I_ROR, 2, {RM_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11018, 57, 421},
    /*   7 : ROR rm64,reg_cl [m-:       o64 d3 /1                         ] LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 201 : LONG,FL,PROT,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11048, 58, 422},
    /*   8 : ROR rm8,reg_cx [m-:       o8 d2 /1                          ] ND,FL,8086 */
        /* 001(d2) 201 : FL,8086 */
        {I_ROR, 2, {RM_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23814, 56, 423},
    /*   9 : ROR rm16,reg_cx [m-:       o16 d3 /1                         ] ND,FL,8086 */
        /* 320 001(d3) 201 : FL,8086 */
        {I_ROR, 2, {RM_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10988, 56, 424},
    /*  10 : ROR rm32,reg_cx [m-:       o32 d3 /1                         ] ND,FL,386 */
        /* 321 001(d3) 201 : FL,386 */
        {I_ROR, 2, {RM_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11018, 57, 425},
    /*  11 : ROR rm64,reg_cx [m-:       o64 d3 /1                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 201 : LONG,FL,PROT,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11048, 58, 426},
    /*  12 : ROR rm8,reg_ecx [m-:       o8 d2 /1                          ] ND,FL,8086 */
        /* 001(d2) 201 : FL,8086 */
        {I_ROR, 2, {RM_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23814, 56, 427},
    /*  13 : ROR rm16,reg_ecx [m-:       o16 d3 /1                         ] ND,FL,8086 */
        /* 320 001(d3) 201 : FL,8086 */
        {I_ROR, 2, {RM_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10988, 56, 428},
    /*  14 : ROR rm32,reg_ecx [m-:       o32 d3 /1                         ] ND,FL,386 */
        /* 321 001(d3) 201 : FL,386 */
        {I_ROR, 2, {RM_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11018, 57, 429},
    /*  15 : ROR rm64,reg_ecx [m-:       o64 d3 /1                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 201 : LONG,FL,PROT,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11048, 58, 430},
    /*  16 : ROR rm8,reg_rcx [m-:       o8 d2 /1                          ] ND,FL,8086 */
        /* 001(d2) 201 : FL,8086 */
        {I_ROR, 2, {RM_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23814, 56, 431},
    /*  17 : ROR rm16,reg_rcx [m-:       o16 d3 /1                         ] ND,FL,8086 */
        /* 320 001(d3) 201 : FL,8086 */
        {I_ROR, 2, {RM_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10988, 56, 432},
    /*  18 : ROR rm32,reg_rcx [m-:       o32 d3 /1                         ] ND,FL,386 */
        /* 321 001(d3) 201 : FL,386 */
        {I_ROR, 2, {RM_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11018, 57, 433},
    /*  19 : ROR rm64,reg_rcx [m-:       o64 d3 /1                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 201 : LONG,FL,PROT,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11048, 58, 434},
    /*  20 : ROR rm8,imm8 [mi:       o8 c0 /1 ib,u                     ] FL,186 */
        /* 001(c0) 201 025 : FL,186 */
        {I_ROR, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+11078, 59, 435},
    /*  21 : ROR rm16,imm8 [mi:       o16 c1 /1 ib,u                    ] FL,186 */
        /* 320 001(c1) 201 025 : FL,186 */
        {I_ROR, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1536, 59, 436},
    /*  22 : ROR rm32,imm8 [mi:       o32 c1 /1 ib,u                    ] FL,386 */
        /* 321 001(c1) 201 025 : FL,386 */
        {I_ROR, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1569, 57, 437},
    /*  23 : ROR rm64,imm8 [mi:       o64 c1 /1 ib,u                    ] LONG,FL,PROT,X86_64 */
        /* 324 001(c1) 201 025 : LONG,FL,PROT,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1602, 58, 438},
    /*  24 : ROR reg32,rm32,imm8 [rmi:      vex.lz.f2.0f3a.w0 f0 /r ib        ] ND,SM0-1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 270(003 003) 001(f0) 110 022 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_ROR, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51259, 62, 621},
    /*  25 : ROR reg64,rm64,imm8 [rmi:      vex.lz.f2.0f3a.w1 f0 /r ib        ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 270(003 203) 001(f0) 110 022 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_ROR, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51267, 62, 639},
    /*  26 : ROR reg8?,rm8,unity [vm-:      evex.nd1.nf.l0.m4.o8 d0 /1        ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d0) 211 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+23764, 37, 683},
    /*  27 : ROR rm8,unity [m-:      evex.nd0.nf.l0.m4.o8 d0 /1        ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d0) 201 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23773, 64, 683},
    /*  28 : ROR reg8?,unity [v+m-:      evex.nd1.nf.l0.m4.o8 d0 /1        ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d0) 201 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23782, 65, 683},
    /*  29 : ROR reg16?,rm16,unity [vm-:      evex.nd1.nf.l0.m4.o16 d1 /1       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d1) 211 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+10873, 40, 684},
    /*  30 : ROR rm16,unity [m-:      evex.nd0.nf.l0.m4.o16 d1 /1       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d1) 201 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10883, 66, 684},
    /*  31 : ROR reg16?,unity [v+m-:      evex.nd1.nf.l0.m4.o16 d1 /1       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d1) 201 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10893, 67, 684},
    /*  32 : ROR reg32?,rm32,unity [vm-:      evex.nd1.nf.l0.m4.o32 d1 /1       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d1) 211 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+10903, 43, 685},
    /*  33 : ROR rm32,unity [m-:      evex.nd0.nf.l0.m4.o32 d1 /1       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d1) 201 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10913, 68, 685},
    /*  34 : ROR reg32?,unity [v+m-:      evex.nd1.nf.l0.m4.o32 d1 /1       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d1) 201 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10923, 69, 685},
    /*  35 : ROR reg64?,rm64,unity [vm-:      evex.nd1.nf.l0.m4.o64 d1 /1       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d1) 211 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+10933, 43, 686},
    /*  36 : ROR rm64,unity [m-:      evex.nd0.nf.l0.m4.o64 d1 /1       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d1) 201 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10943, 68, 686},
    /*  37 : ROR reg64?,unity [v+m-:      evex.nd1.nf.l0.m4.o64 d1 /1       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d1) 201 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10953, 69, 686},
    /*  38 : ROR reg8?,rm8,reg_cl [vm-:      evex.nd1.nf.l0.m4.o8 d2 /1        ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 211 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+23791, 37, 687},
    /*  39 : ROR rm8,reg_cl [m-:      evex.nd0.nf.l0.m4.o8 d2 /1        ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 201 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23800, 64, 687},
    /*  40 : ROR reg8?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /1        ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 201 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23809, 65, 687},
    /*  41 : ROR reg16?,rm16,reg_cl [vm-:      evex.nd1.nf.l0.m4.o16 d3 /1       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 211 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+10963, 40, 688},
    /*  42 : ROR rm16,reg_cl [m-:      evex.nd0.nf.l0.m4.o16 d3 /1       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 201 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10973, 66, 688},
    /*  43 : ROR reg16?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /1       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 201 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+10983, 67, 688},
    /*  44 : ROR reg32?,rm32,reg_cl [vm-:      evex.nd1.nf.l0.m4.o32 d3 /1       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 211 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+10993, 43, 689},
    /*  45 : ROR rm32,reg_cl [m-:      evex.nd0.nf.l0.m4.o32 d3 /1       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 201 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11003, 68, 689},
    /*  46 : ROR reg32?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /1       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 201 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11013, 69, 689},
    /*  47 : ROR reg64?,rm64,reg_cl [vm-:      evex.nd1.nf.l0.m4.o64 d3 /1       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 211 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+11023, 43, 690},
    /*  48 : ROR rm64,reg_cl [m-:      evex.nd0.nf.l0.m4.o64 d3 /1       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 201 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11033, 68, 690},
    /*  49 : ROR reg64?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /1       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 201 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11043, 69, 690},
    /*  50 : ROR reg8?,rm8,reg_cx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /1        ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 211 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+23791, 37, 691},
    /*  51 : ROR rm8,reg_cx [m-:      evex.nd0.nf.l0.m4.o8 d2 /1        ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 201 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23800, 64, 691},
    /*  52 : ROR reg8?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /1        ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 201 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23809, 65, 691},
    /*  53 : ROR reg16?,rm16,reg_cx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /1       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 211 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+10963, 40, 692},
    /*  54 : ROR rm16,reg_cx [m-:      evex.nd0.nf.l0.m4.o16 d3 /1       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 201 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10973, 66, 692},
    /*  55 : ROR reg16?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /1       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 201 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10983, 67, 692},
    /*  56 : ROR reg32?,rm32,reg_cx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /1       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 211 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+10993, 43, 693},
    /*  57 : ROR rm32,reg_cx [m-:      evex.nd0.nf.l0.m4.o32 d3 /1       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 201 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11003, 68, 693},
    /*  58 : ROR reg32?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /1       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 201 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11013, 69, 693},
    /*  59 : ROR reg64?,rm64,reg_cx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /1       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 211 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+11023, 43, 694},
    /*  60 : ROR rm64,reg_cx [m-:      evex.nd0.nf.l0.m4.o64 d3 /1       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 201 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11033, 68, 694},
    /*  61 : ROR reg64?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /1       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 201 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11043, 69, 694},
    /*  62 : ROR reg8?,rm8,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /1        ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 211 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+23791, 37, 695},
    /*  63 : ROR rm8,reg_ecx [m-:      evex.nd0.nf.l0.m4.o8 d2 /1        ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 201 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23800, 64, 695},
    /*  64 : ROR reg8?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /1        ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 201 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23809, 65, 695},
    /*  65 : ROR reg16?,rm16,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /1       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 211 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+10963, 40, 696},
    /*  66 : ROR rm16,reg_ecx [m-:      evex.nd0.nf.l0.m4.o16 d3 /1       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 201 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10973, 66, 696},
    /*  67 : ROR reg16?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /1       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 201 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10983, 67, 696},
    /*  68 : ROR reg32?,rm32,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /1       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 211 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+10993, 43, 697},
    /*  69 : ROR rm32,reg_ecx [m-:      evex.nd0.nf.l0.m4.o32 d3 /1       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 201 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11003, 68, 697},
    /*  70 : ROR reg32?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /1       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 201 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11013, 69, 697},
    /*  71 : ROR reg64?,rm64,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /1       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 211 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+11023, 43, 698},
    /*  72 : ROR rm64,reg_ecx [m-:      evex.nd0.nf.l0.m4.o64 d3 /1       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 201 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11033, 68, 698},
    /*  73 : ROR reg64?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /1       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 201 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11043, 69, 698},
    /*  74 : ROR reg8?,rm8,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /1        ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 211 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+23791, 37, 699},
    /*  75 : ROR rm8,reg_rcx [m-:      evex.nd0.nf.l0.m4.o8 d2 /1        ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 201 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23800, 64, 699},
    /*  76 : ROR reg8?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /1        ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 201 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23809, 65, 699},
    /*  77 : ROR reg16?,rm16,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /1       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 211 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+10963, 40, 700},
    /*  78 : ROR rm16,reg_rcx [m-:      evex.nd0.nf.l0.m4.o16 d3 /1       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 201 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10973, 66, 700},
    /*  79 : ROR reg16?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /1       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 201 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+10983, 67, 700},
    /*  80 : ROR reg32?,rm32,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /1       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 211 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+10993, 43, 701},
    /*  81 : ROR rm32,reg_rcx [m-:      evex.nd0.nf.l0.m4.o32 d3 /1       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 201 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11003, 68, 701},
    /*  82 : ROR reg32?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /1       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 201 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11013, 69, 701},
    /*  83 : ROR reg64?,rm64,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /1       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 211 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+11023, 43, 702},
    /*  84 : ROR rm64,reg_rcx [m-:      evex.nd0.nf.l0.m4.o64 d3 /1       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 201 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11033, 68, 702},
    /*  85 : ROR reg64?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /1       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 201 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11043, 69, 702},
    /*  86 : ROR reg8?,rm8,imm8 [vmi:      evex.nd1.nf.l0.m4.o8 c0 /1 ib,u   ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(c0) 211 026 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+11053, 37, 703},
    /*  87 : ROR rm8,imm8 [mi:      evex.nd0.nf.l0.m4.o8 c0 /1 ib,u   ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(c0) 201 025 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+11063, 64, 703},
    /*  88 : ROR reg8?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o8 c0 /1 ib,u   ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(c0) 201 025 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+11073, 65, 703},
    /*  89 : ROR reg16?,rm16,imm8 [vmi:      evex.nd1.nf.l0.m4.o16 c1 /1 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(c1) 211 026 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+1509, 40, 704},
    /*  90 : ROR rm16,imm8 [mi:      evex.nd0.nf.l0.m4.o16 c1 /1 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(c1) 201 025 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1520, 66, 704},
    /*  91 : ROR reg16?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o16 c1 /1 ib,u  ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(c1) 201 025 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1531, 67, 704},
    /*  92 : ROR reg32?,rm32,imm8 [vmi:      evex.nd1.nf.l0.m4.o32 c1 /1 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(c1) 211 026 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+1542, 43, 705},
    /*  93 : ROR rm32,imm8 [mi:      evex.nd0.nf.l0.m4.o32 c1 /1 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(c1) 201 025 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1553, 68, 705},
    /*  94 : ROR reg32?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o32 c1 /1 ib,u  ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(c1) 201 025 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1564, 69, 705},
    /*  95 : ROR reg64?,rm64,imm8 [vmi:      evex.nd1.nf.l0.m4.o64 c1 /1 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(c1) 211 026 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+1575, 43, 706},
    /*  96 : ROR rm64,imm8 [mi:      evex.nd0.nf.l0.m4.o64 c1 /1 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(c1) 201 025 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1586, 68, 706},
    /*  97 : ROR reg64?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o64 c1 /1 ib,u  ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(c1) 201 025 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_ROR, 2, {REG_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1597, 69, 706},
    /*  98 : ROR reg32,rm32,imm8 [rmi:      evex.lz.f2.0f3a.w0 f0 /r ib       ] ND,SM0-1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 250(f3 7f 08) 300 001(f0) 110 022 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+12133, 72, 887},
    /*  99 : ROR reg64,rm64,imm8 [rmi:      evex.lz.f2.0f3a.w1 f0 /r ib       ] SM0,ND,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 250(f3 ff 08) 300 001(f0) 110 022 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_ROR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+12143, 72, 905},
};

static const struct itemplate instrux_RCL[96] = {
    /*   0 : RCL rm8,unity [m-:       o8 d0 /2                          ] FL,8086 */
        /* 001(d0) 202 : FL,8086 */
        {I_RCL, 2, {RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23841, 56, 439},
    /*   1 : RCL rm16,unity [m-:       o16 d1 /2                         ] FL,8086 */
        /* 320 001(d1) 202 : FL,8086 */
        {I_RCL, 2, {RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11108, 56, 440},
    /*   2 : RCL rm32,unity [m-:       o32 d1 /2                         ] FL,386 */
        /* 321 001(d1) 202 : FL,386 */
        {I_RCL, 2, {RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11138, 57, 441},
    /*   3 : RCL rm64,unity [m-:       o64 d1 /2                         ] LONG,FL,PROT,X86_64 */
        /* 324 001(d1) 202 : LONG,FL,PROT,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11168, 58, 442},
    /*   4 : RCL rm8,reg_cl [m-:       o8 d2 /2                          ] FL,8086 */
        /* 001(d2) 202 : FL,8086 */
        {I_RCL, 2, {RM_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23868, 56, 443},
    /*   5 : RCL rm16,reg_cl [m-:       o16 d3 /2                         ] FL,8086 */
        /* 320 001(d3) 202 : FL,8086 */
        {I_RCL, 2, {RM_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11198, 56, 444},
    /*   6 : RCL rm32,reg_cl [m-:       o32 d3 /2                         ] FL,386 */
        /* 321 001(d3) 202 : FL,386 */
        {I_RCL, 2, {RM_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11228, 57, 445},
    /*   7 : RCL rm64,reg_cl [m-:       o64 d3 /2                         ] LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 202 : LONG,FL,PROT,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11258, 58, 446},
    /*   8 : RCL rm8,reg_cx [m-:       o8 d2 /2                          ] ND,FL,8086 */
        /* 001(d2) 202 : FL,8086 */
        {I_RCL, 2, {RM_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23868, 56, 447},
    /*   9 : RCL rm16,reg_cx [m-:       o16 d3 /2                         ] ND,FL,8086 */
        /* 320 001(d3) 202 : FL,8086 */
        {I_RCL, 2, {RM_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11198, 56, 448},
    /*  10 : RCL rm32,reg_cx [m-:       o32 d3 /2                         ] ND,FL,386 */
        /* 321 001(d3) 202 : FL,386 */
        {I_RCL, 2, {RM_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11228, 57, 449},
    /*  11 : RCL rm64,reg_cx [m-:       o64 d3 /2                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 202 : LONG,FL,PROT,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11258, 58, 450},
    /*  12 : RCL rm8,reg_ecx [m-:       o8 d2 /2                          ] ND,FL,8086 */
        /* 001(d2) 202 : FL,8086 */
        {I_RCL, 2, {RM_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23868, 56, 451},
    /*  13 : RCL rm16,reg_ecx [m-:       o16 d3 /2                         ] ND,FL,8086 */
        /* 320 001(d3) 202 : FL,8086 */
        {I_RCL, 2, {RM_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11198, 56, 452},
    /*  14 : RCL rm32,reg_ecx [m-:       o32 d3 /2                         ] ND,FL,386 */
        /* 321 001(d3) 202 : FL,386 */
        {I_RCL, 2, {RM_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11228, 57, 453},
    /*  15 : RCL rm64,reg_ecx [m-:       o64 d3 /2                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 202 : LONG,FL,PROT,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11258, 58, 454},
    /*  16 : RCL rm8,reg_rcx [m-:       o8 d2 /2                          ] ND,FL,8086 */
        /* 001(d2) 202 : FL,8086 */
        {I_RCL, 2, {RM_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23868, 56, 455},
    /*  17 : RCL rm16,reg_rcx [m-:       o16 d3 /2                         ] ND,FL,8086 */
        /* 320 001(d3) 202 : FL,8086 */
        {I_RCL, 2, {RM_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11198, 56, 456},
    /*  18 : RCL rm32,reg_rcx [m-:       o32 d3 /2                         ] ND,FL,386 */
        /* 321 001(d3) 202 : FL,386 */
        {I_RCL, 2, {RM_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11228, 57, 457},
    /*  19 : RCL rm64,reg_rcx [m-:       o64 d3 /2                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 202 : LONG,FL,PROT,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11258, 58, 458},
    /*  20 : RCL rm8,imm8 [mi:       o8 c0 /2 ib,u                     ] FL,186 */
        /* 001(c0) 202 025 : FL,186 */
        {I_RCL, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+11288, 59, 459},
    /*  21 : RCL rm16,imm8 [mi:       o16 c1 /2 ib,u                    ] FL,186 */
        /* 320 001(c1) 202 025 : FL,186 */
        {I_RCL, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1635, 59, 460},
    /*  22 : RCL rm32,imm8 [mi:       o32 c1 /2 ib,u                    ] FL,386 */
        /* 321 001(c1) 202 025 : FL,386 */
        {I_RCL, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1668, 57, 461},
    /*  23 : RCL rm64,imm8 [mi:       o64 c1 /2 ib,u                    ] LONG,FL,PROT,X86_64 */
        /* 324 001(c1) 202 025 : LONG,FL,PROT,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1701, 58, 462},
    /*  24 : RCL reg8?,rm8,unity [vm-:      evex.nd1.nf.l0.m4.o8 d0 /2        ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d0) 212 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+23818, 37, 707},
    /*  25 : RCL rm8,unity [m-:      evex.nd0.nf.l0.m4.o8 d0 /2        ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d0) 202 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23827, 64, 707},
    /*  26 : RCL reg8?,unity [v+m-:      evex.nd1.nf.l0.m4.o8 d0 /2        ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d0) 202 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23836, 65, 707},
    /*  27 : RCL reg16?,rm16,unity [vm-:      evex.nd1.nf.l0.m4.o16 d1 /2       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d1) 212 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+11083, 40, 708},
    /*  28 : RCL rm16,unity [m-:      evex.nd0.nf.l0.m4.o16 d1 /2       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d1) 202 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11093, 66, 708},
    /*  29 : RCL reg16?,unity [v+m-:      evex.nd1.nf.l0.m4.o16 d1 /2       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d1) 202 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11103, 67, 708},
    /*  30 : RCL reg32?,rm32,unity [vm-:      evex.nd1.nf.l0.m4.o32 d1 /2       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d1) 212 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+11113, 43, 709},
    /*  31 : RCL rm32,unity [m-:      evex.nd0.nf.l0.m4.o32 d1 /2       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d1) 202 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11123, 68, 709},
    /*  32 : RCL reg32?,unity [v+m-:      evex.nd1.nf.l0.m4.o32 d1 /2       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d1) 202 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11133, 69, 709},
    /*  33 : RCL reg64?,rm64,unity [vm-:      evex.nd1.nf.l0.m4.o64 d1 /2       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d1) 212 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+11143, 43, 710},
    /*  34 : RCL rm64,unity [m-:      evex.nd0.nf.l0.m4.o64 d1 /2       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d1) 202 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11153, 68, 710},
    /*  35 : RCL reg64?,unity [v+m-:      evex.nd1.nf.l0.m4.o64 d1 /2       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d1) 202 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11163, 69, 710},
    /*  36 : RCL reg8?,rm8,reg_cl [vm-:      evex.nd1.nf.l0.m4.o8 d2 /2        ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 212 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+23845, 37, 711},
    /*  37 : RCL rm8,reg_cl [m-:      evex.nd0.nf.l0.m4.o8 d2 /2        ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 202 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23854, 64, 711},
    /*  38 : RCL reg8?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /2        ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 202 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23863, 65, 711},
    /*  39 : RCL reg16?,rm16,reg_cl [vm-:      evex.nd1.nf.l0.m4.o16 d3 /2       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 212 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+11173, 40, 712},
    /*  40 : RCL rm16,reg_cl [m-:      evex.nd0.nf.l0.m4.o16 d3 /2       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 202 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11183, 66, 712},
    /*  41 : RCL reg16?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /2       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 202 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11193, 67, 712},
    /*  42 : RCL reg32?,rm32,reg_cl [vm-:      evex.nd1.nf.l0.m4.o32 d3 /2       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 212 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+11203, 43, 713},
    /*  43 : RCL rm32,reg_cl [m-:      evex.nd0.nf.l0.m4.o32 d3 /2       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 202 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11213, 68, 713},
    /*  44 : RCL reg32?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /2       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 202 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11223, 69, 713},
    /*  45 : RCL reg64?,rm64,reg_cl [vm-:      evex.nd1.nf.l0.m4.o64 d3 /2       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 212 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+11233, 43, 714},
    /*  46 : RCL rm64,reg_cl [m-:      evex.nd0.nf.l0.m4.o64 d3 /2       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 202 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11243, 68, 714},
    /*  47 : RCL reg64?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /2       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 202 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11253, 69, 714},
    /*  48 : RCL reg8?,rm8,reg_cx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /2        ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 212 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+23845, 37, 715},
    /*  49 : RCL rm8,reg_cx [m-:      evex.nd0.nf.l0.m4.o8 d2 /2        ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 202 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23854, 64, 715},
    /*  50 : RCL reg8?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /2        ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 202 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23863, 65, 715},
    /*  51 : RCL reg16?,rm16,reg_cx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /2       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 212 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+11173, 40, 716},
    /*  52 : RCL rm16,reg_cx [m-:      evex.nd0.nf.l0.m4.o16 d3 /2       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 202 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11183, 66, 716},
    /*  53 : RCL reg16?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /2       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 202 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11193, 67, 716},
    /*  54 : RCL reg32?,rm32,reg_cx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /2       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 212 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+11203, 43, 717},
    /*  55 : RCL rm32,reg_cx [m-:      evex.nd0.nf.l0.m4.o32 d3 /2       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 202 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11213, 68, 717},
    /*  56 : RCL reg32?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /2       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 202 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11223, 69, 717},
    /*  57 : RCL reg64?,rm64,reg_cx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /2       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 212 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+11233, 43, 718},
    /*  58 : RCL rm64,reg_cx [m-:      evex.nd0.nf.l0.m4.o64 d3 /2       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 202 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11243, 68, 718},
    /*  59 : RCL reg64?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /2       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 202 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11253, 69, 718},
    /*  60 : RCL reg8?,rm8,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /2        ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 212 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+23845, 37, 719},
    /*  61 : RCL rm8,reg_ecx [m-:      evex.nd0.nf.l0.m4.o8 d2 /2        ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 202 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23854, 64, 719},
    /*  62 : RCL reg8?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /2        ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 202 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23863, 65, 719},
    /*  63 : RCL reg16?,rm16,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /2       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 212 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+11173, 40, 720},
    /*  64 : RCL rm16,reg_ecx [m-:      evex.nd0.nf.l0.m4.o16 d3 /2       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 202 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11183, 66, 720},
    /*  65 : RCL reg16?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /2       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 202 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11193, 67, 720},
    /*  66 : RCL reg32?,rm32,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /2       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 212 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+11203, 43, 721},
    /*  67 : RCL rm32,reg_ecx [m-:      evex.nd0.nf.l0.m4.o32 d3 /2       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 202 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11213, 68, 721},
    /*  68 : RCL reg32?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /2       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 202 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11223, 69, 721},
    /*  69 : RCL reg64?,rm64,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /2       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 212 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+11233, 43, 722},
    /*  70 : RCL rm64,reg_ecx [m-:      evex.nd0.nf.l0.m4.o64 d3 /2       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 202 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11243, 68, 722},
    /*  71 : RCL reg64?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /2       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 202 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11253, 69, 722},
    /*  72 : RCL reg8?,rm8,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /2        ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 212 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+23845, 37, 723},
    /*  73 : RCL rm8,reg_rcx [m-:      evex.nd0.nf.l0.m4.o8 d2 /2        ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 202 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23854, 64, 723},
    /*  74 : RCL reg8?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /2        ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 202 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23863, 65, 723},
    /*  75 : RCL reg16?,rm16,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /2       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 212 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+11173, 40, 724},
    /*  76 : RCL rm16,reg_rcx [m-:      evex.nd0.nf.l0.m4.o16 d3 /2       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 202 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11183, 66, 724},
    /*  77 : RCL reg16?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /2       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 202 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11193, 67, 724},
    /*  78 : RCL reg32?,rm32,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /2       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 212 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+11203, 43, 725},
    /*  79 : RCL rm32,reg_rcx [m-:      evex.nd0.nf.l0.m4.o32 d3 /2       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 202 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11213, 68, 725},
    /*  80 : RCL reg32?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /2       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 202 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11223, 69, 725},
    /*  81 : RCL reg64?,rm64,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /2       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 212 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+11233, 43, 726},
    /*  82 : RCL rm64,reg_rcx [m-:      evex.nd0.nf.l0.m4.o64 d3 /2       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 202 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11243, 68, 726},
    /*  83 : RCL reg64?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /2       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 202 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11253, 69, 726},
    /*  84 : RCL reg8?,rm8,imm8 [vmi:      evex.nd1.nf.l0.m4.o8 c0 /2 ib,u   ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(c0) 212 026 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+11263, 37, 727},
    /*  85 : RCL rm8,imm8 [mi:      evex.nd0.nf.l0.m4.o8 c0 /2 ib,u   ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(c0) 202 025 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+11273, 64, 727},
    /*  86 : RCL reg8?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o8 c0 /2 ib,u   ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(c0) 202 025 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+11283, 65, 727},
    /*  87 : RCL reg16?,rm16,imm8 [vmi:      evex.nd1.nf.l0.m4.o16 c1 /2 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(c1) 212 026 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+1608, 40, 728},
    /*  88 : RCL rm16,imm8 [mi:      evex.nd0.nf.l0.m4.o16 c1 /2 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(c1) 202 025 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1619, 66, 728},
    /*  89 : RCL reg16?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o16 c1 /2 ib,u  ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(c1) 202 025 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1630, 67, 728},
    /*  90 : RCL reg32?,rm32,imm8 [vmi:      evex.nd1.nf.l0.m4.o32 c1 /2 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(c1) 212 026 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+1641, 43, 729},
    /*  91 : RCL rm32,imm8 [mi:      evex.nd0.nf.l0.m4.o32 c1 /2 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(c1) 202 025 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1652, 68, 729},
    /*  92 : RCL reg32?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o32 c1 /2 ib,u  ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(c1) 202 025 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1663, 69, 729},
    /*  93 : RCL reg64?,rm64,imm8 [vmi:      evex.nd1.nf.l0.m4.o64 c1 /2 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(c1) 212 026 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+1674, 43, 730},
    /*  94 : RCL rm64,imm8 [mi:      evex.nd0.nf.l0.m4.o64 c1 /2 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(c1) 202 025 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1685, 68, 730},
    /*  95 : RCL reg64?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o64 c1 /2 ib,u  ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(c1) 202 025 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCL, 2, {REG_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1696, 69, 730},
};

static const struct itemplate instrux_RCR[96] = {
    /*   0 : RCR rm8,unity [m-:       o8 d0 /3                          ] FL,8086 */
        /* 001(d0) 203 : FL,8086 */
        {I_RCR, 2, {RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23895, 56, 463},
    /*   1 : RCR rm16,unity [m-:       o16 d1 /3                         ] FL,8086 */
        /* 320 001(d1) 203 : FL,8086 */
        {I_RCR, 2, {RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11318, 56, 464},
    /*   2 : RCR rm32,unity [m-:       o32 d1 /3                         ] FL,386 */
        /* 321 001(d1) 203 : FL,386 */
        {I_RCR, 2, {RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11348, 57, 465},
    /*   3 : RCR rm64,unity [m-:       o64 d1 /3                         ] LONG,FL,PROT,X86_64 */
        /* 324 001(d1) 203 : LONG,FL,PROT,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11378, 58, 466},
    /*   4 : RCR rm8,reg_cl [m-:       o8 d2 /3                          ] FL,8086 */
        /* 001(d2) 203 : FL,8086 */
        {I_RCR, 2, {RM_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23922, 56, 467},
    /*   5 : RCR rm16,reg_cl [m-:       o16 d3 /3                         ] FL,8086 */
        /* 320 001(d3) 203 : FL,8086 */
        {I_RCR, 2, {RM_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11408, 56, 468},
    /*   6 : RCR rm32,reg_cl [m-:       o32 d3 /3                         ] FL,386 */
        /* 321 001(d3) 203 : FL,386 */
        {I_RCR, 2, {RM_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11438, 57, 469},
    /*   7 : RCR rm64,reg_cl [m-:       o64 d3 /3                         ] LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 203 : LONG,FL,PROT,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11468, 58, 470},
    /*   8 : RCR rm8,reg_cx [m-:       o8 d2 /3                          ] ND,FL,8086 */
        /* 001(d2) 203 : FL,8086 */
        {I_RCR, 2, {RM_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23922, 56, 471},
    /*   9 : RCR rm16,reg_cx [m-:       o16 d3 /3                         ] ND,FL,8086 */
        /* 320 001(d3) 203 : FL,8086 */
        {I_RCR, 2, {RM_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11408, 56, 472},
    /*  10 : RCR rm32,reg_cx [m-:       o32 d3 /3                         ] ND,FL,386 */
        /* 321 001(d3) 203 : FL,386 */
        {I_RCR, 2, {RM_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11438, 57, 473},
    /*  11 : RCR rm64,reg_cx [m-:       o64 d3 /3                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 203 : LONG,FL,PROT,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11468, 58, 474},
    /*  12 : RCR rm8,reg_ecx [m-:       o8 d2 /3                          ] ND,FL,8086 */
        /* 001(d2) 203 : FL,8086 */
        {I_RCR, 2, {RM_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23922, 56, 475},
    /*  13 : RCR rm16,reg_ecx [m-:       o16 d3 /3                         ] ND,FL,8086 */
        /* 320 001(d3) 203 : FL,8086 */
        {I_RCR, 2, {RM_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11408, 56, 476},
    /*  14 : RCR rm32,reg_ecx [m-:       o32 d3 /3                         ] ND,FL,386 */
        /* 321 001(d3) 203 : FL,386 */
        {I_RCR, 2, {RM_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11438, 57, 477},
    /*  15 : RCR rm64,reg_ecx [m-:       o64 d3 /3                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 203 : LONG,FL,PROT,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11468, 58, 478},
    /*  16 : RCR rm8,reg_rcx [m-:       o8 d2 /3                          ] ND,FL,8086 */
        /* 001(d2) 203 : FL,8086 */
        {I_RCR, 2, {RM_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23922, 56, 479},
    /*  17 : RCR rm16,reg_rcx [m-:       o16 d3 /3                         ] ND,FL,8086 */
        /* 320 001(d3) 203 : FL,8086 */
        {I_RCR, 2, {RM_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11408, 56, 480},
    /*  18 : RCR rm32,reg_rcx [m-:       o32 d3 /3                         ] ND,FL,386 */
        /* 321 001(d3) 203 : FL,386 */
        {I_RCR, 2, {RM_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11438, 57, 481},
    /*  19 : RCR rm64,reg_rcx [m-:       o64 d3 /3                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 203 : LONG,FL,PROT,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11468, 58, 482},
    /*  20 : RCR rm8,imm8 [mi:       o8 c0 /3 ib,u                     ] FL,186 */
        /* 001(c0) 203 025 : FL,186 */
        {I_RCR, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+11498, 59, 483},
    /*  21 : RCR rm16,imm8 [mi:       o16 c1 /3 ib,u                    ] FL,186 */
        /* 320 001(c1) 203 025 : FL,186 */
        {I_RCR, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1734, 59, 484},
    /*  22 : RCR rm32,imm8 [mi:       o32 c1 /3 ib,u                    ] FL,386 */
        /* 321 001(c1) 203 025 : FL,386 */
        {I_RCR, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1767, 57, 485},
    /*  23 : RCR rm64,imm8 [mi:       o64 c1 /3 ib,u                    ] LONG,FL,PROT,X86_64 */
        /* 324 001(c1) 203 025 : LONG,FL,PROT,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1800, 58, 486},
    /*  24 : RCR reg8?,rm8,unity [vm-:      evex.nd1.nf.l0.m4.o8 d0 /3        ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d0) 213 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+23872, 37, 731},
    /*  25 : RCR rm8,unity [m-:      evex.nd0.nf.l0.m4.o8 d0 /3        ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d0) 203 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23881, 64, 731},
    /*  26 : RCR reg8?,unity [v+m-:      evex.nd1.nf.l0.m4.o8 d0 /3        ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d0) 203 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23890, 65, 731},
    /*  27 : RCR reg16?,rm16,unity [vm-:      evex.nd1.nf.l0.m4.o16 d1 /3       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d1) 213 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+11293, 40, 732},
    /*  28 : RCR rm16,unity [m-:      evex.nd0.nf.l0.m4.o16 d1 /3       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d1) 203 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11303, 66, 732},
    /*  29 : RCR reg16?,unity [v+m-:      evex.nd1.nf.l0.m4.o16 d1 /3       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d1) 203 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11313, 67, 732},
    /*  30 : RCR reg32?,rm32,unity [vm-:      evex.nd1.nf.l0.m4.o32 d1 /3       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d1) 213 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+11323, 43, 733},
    /*  31 : RCR rm32,unity [m-:      evex.nd0.nf.l0.m4.o32 d1 /3       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d1) 203 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11333, 68, 733},
    /*  32 : RCR reg32?,unity [v+m-:      evex.nd1.nf.l0.m4.o32 d1 /3       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d1) 203 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11343, 69, 733},
    /*  33 : RCR reg64?,rm64,unity [vm-:      evex.nd1.nf.l0.m4.o64 d1 /3       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d1) 213 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+11353, 43, 734},
    /*  34 : RCR rm64,unity [m-:      evex.nd0.nf.l0.m4.o64 d1 /3       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d1) 203 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11363, 68, 734},
    /*  35 : RCR reg64?,unity [v+m-:      evex.nd1.nf.l0.m4.o64 d1 /3       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d1) 203 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11373, 69, 734},
    /*  36 : RCR reg8?,rm8,reg_cl [vm-:      evex.nd1.nf.l0.m4.o8 d2 /3        ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 213 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+23899, 37, 735},
    /*  37 : RCR rm8,reg_cl [m-:      evex.nd0.nf.l0.m4.o8 d2 /3        ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 203 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23908, 64, 735},
    /*  38 : RCR reg8?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /3        ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 203 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23917, 65, 735},
    /*  39 : RCR reg16?,rm16,reg_cl [vm-:      evex.nd1.nf.l0.m4.o16 d3 /3       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 213 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+11383, 40, 736},
    /*  40 : RCR rm16,reg_cl [m-:      evex.nd0.nf.l0.m4.o16 d3 /3       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 203 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11393, 66, 736},
    /*  41 : RCR reg16?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /3       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 203 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11403, 67, 736},
    /*  42 : RCR reg32?,rm32,reg_cl [vm-:      evex.nd1.nf.l0.m4.o32 d3 /3       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 213 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+11413, 43, 737},
    /*  43 : RCR rm32,reg_cl [m-:      evex.nd0.nf.l0.m4.o32 d3 /3       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 203 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11423, 68, 737},
    /*  44 : RCR reg32?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /3       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 203 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11433, 69, 737},
    /*  45 : RCR reg64?,rm64,reg_cl [vm-:      evex.nd1.nf.l0.m4.o64 d3 /3       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 213 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+11443, 43, 738},
    /*  46 : RCR rm64,reg_cl [m-:      evex.nd0.nf.l0.m4.o64 d3 /3       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 203 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11453, 68, 738},
    /*  47 : RCR reg64?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /3       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 203 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11463, 69, 738},
    /*  48 : RCR reg8?,rm8,reg_cx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /3        ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 213 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+23899, 37, 739},
    /*  49 : RCR rm8,reg_cx [m-:      evex.nd0.nf.l0.m4.o8 d2 /3        ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 203 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23908, 64, 739},
    /*  50 : RCR reg8?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /3        ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 203 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23917, 65, 739},
    /*  51 : RCR reg16?,rm16,reg_cx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /3       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 213 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+11383, 40, 740},
    /*  52 : RCR rm16,reg_cx [m-:      evex.nd0.nf.l0.m4.o16 d3 /3       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 203 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11393, 66, 740},
    /*  53 : RCR reg16?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /3       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 203 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11403, 67, 740},
    /*  54 : RCR reg32?,rm32,reg_cx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /3       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 213 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+11413, 43, 741},
    /*  55 : RCR rm32,reg_cx [m-:      evex.nd0.nf.l0.m4.o32 d3 /3       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 203 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11423, 68, 741},
    /*  56 : RCR reg32?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /3       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 203 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11433, 69, 741},
    /*  57 : RCR reg64?,rm64,reg_cx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /3       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 213 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+11443, 43, 742},
    /*  58 : RCR rm64,reg_cx [m-:      evex.nd0.nf.l0.m4.o64 d3 /3       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 203 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11453, 68, 742},
    /*  59 : RCR reg64?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /3       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 203 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11463, 69, 742},
    /*  60 : RCR reg8?,rm8,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /3        ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 213 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+23899, 37, 743},
    /*  61 : RCR rm8,reg_ecx [m-:      evex.nd0.nf.l0.m4.o8 d2 /3        ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 203 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23908, 64, 743},
    /*  62 : RCR reg8?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /3        ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 203 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23917, 65, 743},
    /*  63 : RCR reg16?,rm16,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /3       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 213 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+11383, 40, 744},
    /*  64 : RCR rm16,reg_ecx [m-:      evex.nd0.nf.l0.m4.o16 d3 /3       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 203 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11393, 66, 744},
    /*  65 : RCR reg16?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /3       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 203 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11403, 67, 744},
    /*  66 : RCR reg32?,rm32,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /3       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 213 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+11413, 43, 745},
    /*  67 : RCR rm32,reg_ecx [m-:      evex.nd0.nf.l0.m4.o32 d3 /3       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 203 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11423, 68, 745},
    /*  68 : RCR reg32?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /3       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 203 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11433, 69, 745},
    /*  69 : RCR reg64?,rm64,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /3       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 213 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+11443, 43, 746},
    /*  70 : RCR rm64,reg_ecx [m-:      evex.nd0.nf.l0.m4.o64 d3 /3       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 203 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11453, 68, 746},
    /*  71 : RCR reg64?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /3       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 203 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11463, 69, 746},
    /*  72 : RCR reg8?,rm8,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /3        ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 213 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+23899, 37, 747},
    /*  73 : RCR rm8,reg_rcx [m-:      evex.nd0.nf.l0.m4.o8 d2 /3        ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 203 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23908, 64, 747},
    /*  74 : RCR reg8?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /3        ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 203 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23917, 65, 747},
    /*  75 : RCR reg16?,rm16,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /3       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 213 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+11383, 40, 748},
    /*  76 : RCR rm16,reg_rcx [m-:      evex.nd0.nf.l0.m4.o16 d3 /3       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 203 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11393, 66, 748},
    /*  77 : RCR reg16?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /3       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 203 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11403, 67, 748},
    /*  78 : RCR reg32?,rm32,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /3       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 213 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+11413, 43, 749},
    /*  79 : RCR rm32,reg_rcx [m-:      evex.nd0.nf.l0.m4.o32 d3 /3       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 203 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11423, 68, 749},
    /*  80 : RCR reg32?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /3       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 203 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11433, 69, 749},
    /*  81 : RCR reg64?,rm64,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /3       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 213 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+11443, 43, 750},
    /*  82 : RCR rm64,reg_rcx [m-:      evex.nd0.nf.l0.m4.o64 d3 /3       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 203 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11453, 68, 750},
    /*  83 : RCR reg64?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /3       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 203 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11463, 69, 750},
    /*  84 : RCR reg8?,rm8,imm8 [vmi:      evex.nd1.nf.l0.m4.o8 c0 /3 ib,u   ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(c0) 213 026 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+11473, 37, 751},
    /*  85 : RCR rm8,imm8 [mi:      evex.nd0.nf.l0.m4.o8 c0 /3 ib,u   ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(c0) 203 025 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+11483, 64, 751},
    /*  86 : RCR reg8?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o8 c0 /3 ib,u   ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(c0) 203 025 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+11493, 65, 751},
    /*  87 : RCR reg16?,rm16,imm8 [vmi:      evex.nd1.nf.l0.m4.o16 c1 /3 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(c1) 213 026 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+1707, 40, 752},
    /*  88 : RCR rm16,imm8 [mi:      evex.nd0.nf.l0.m4.o16 c1 /3 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(c1) 203 025 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1718, 66, 752},
    /*  89 : RCR reg16?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o16 c1 /3 ib,u  ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(c1) 203 025 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1729, 67, 752},
    /*  90 : RCR reg32?,rm32,imm8 [vmi:      evex.nd1.nf.l0.m4.o32 c1 /3 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(c1) 213 026 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+1740, 43, 753},
    /*  91 : RCR rm32,imm8 [mi:      evex.nd0.nf.l0.m4.o32 c1 /3 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(c1) 203 025 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1751, 68, 753},
    /*  92 : RCR reg32?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o32 c1 /3 ib,u  ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(c1) 203 025 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1762, 69, 753},
    /*  93 : RCR reg64?,rm64,imm8 [vmi:      evex.nd1.nf.l0.m4.o64 c1 /3 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(c1) 213 026 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+1773, 43, 754},
    /*  94 : RCR rm64,imm8 [mi:      evex.nd0.nf.l0.m4.o64 c1 /3 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(c1) 203 025 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1784, 68, 754},
    /*  95 : RCR reg64?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o64 c1 /3 ib,u  ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(c1) 203 025 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_RCR, 2, {REG_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1795, 69, 754},
};

static const struct itemplate instrux_SHL[136] = {
    /*   0 : SHL rm8,unity [m-:       o8 d0 /4                          ] FL,8086 */
        /* 001(d0) 204 : FL,8086 */
        {I_SHL, 2, {RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23949, 56, 487},
    /*   1 : SHL rm16,unity [m-:       o16 d1 /4                         ] FL,8086 */
        /* 320 001(d1) 204 : FL,8086 */
        {I_SHL, 2, {RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11528, 56, 488},
    /*   2 : SHL rm32,unity [m-:       o32 d1 /4                         ] FL,386 */
        /* 321 001(d1) 204 : FL,386 */
        {I_SHL, 2, {RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11558, 57, 489},
    /*   3 : SHL rm64,unity [m-:       o64 d1 /4                         ] LONG,FL,PROT,X86_64 */
        /* 324 001(d1) 204 : LONG,FL,PROT,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11588, 58, 490},
    /*   4 : SHL rm8,reg_cl [m-:       o8 d2 /4                          ] FL,8086 */
        /* 001(d2) 204 : FL,8086 */
        {I_SHL, 2, {RM_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23976, 56, 491},
    /*   5 : SHL rm16,reg_cl [m-:       o16 d3 /4                         ] FL,8086 */
        /* 320 001(d3) 204 : FL,8086 */
        {I_SHL, 2, {RM_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11618, 56, 492},
    /*   6 : SHL rm32,reg_cl [m-:       o32 d3 /4                         ] FL,386 */
        /* 321 001(d3) 204 : FL,386 */
        {I_SHL, 2, {RM_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11648, 57, 493},
    /*   7 : SHL rm64,reg_cl [m-:       o64 d3 /4                         ] LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 204 : LONG,FL,PROT,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11678, 58, 494},
    /*   8 : SHL rm8,reg_cx [m-:       o8 d2 /4                          ] ND,FL,8086 */
        /* 001(d2) 204 : FL,8086 */
        {I_SHL, 2, {RM_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23976, 56, 495},
    /*   9 : SHL rm16,reg_cx [m-:       o16 d3 /4                         ] ND,FL,8086 */
        /* 320 001(d3) 204 : FL,8086 */
        {I_SHL, 2, {RM_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11618, 56, 496},
    /*  10 : SHL rm32,reg_cx [m-:       o32 d3 /4                         ] ND,FL,386 */
        /* 321 001(d3) 204 : FL,386 */
        {I_SHL, 2, {RM_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11648, 57, 497},
    /*  11 : SHL rm64,reg_cx [m-:       o64 d3 /4                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 204 : LONG,FL,PROT,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11678, 58, 498},
    /*  12 : SHL rm8,reg_ecx [m-:       o8 d2 /4                          ] ND,FL,8086 */
        /* 001(d2) 204 : FL,8086 */
        {I_SHL, 2, {RM_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23976, 56, 499},
    /*  13 : SHL rm16,reg_ecx [m-:       o16 d3 /4                         ] ND,FL,8086 */
        /* 320 001(d3) 204 : FL,8086 */
        {I_SHL, 2, {RM_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11618, 56, 500},
    /*  14 : SHL rm32,reg_ecx [m-:       o32 d3 /4                         ] ND,FL,386 */
        /* 321 001(d3) 204 : FL,386 */
        {I_SHL, 2, {RM_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11648, 57, 501},
    /*  15 : SHL rm64,reg_ecx [m-:       o64 d3 /4                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 204 : LONG,FL,PROT,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11678, 58, 502},
    /*  16 : SHL rm8,reg_rcx [m-:       o8 d2 /4                          ] ND,FL,8086 */
        /* 001(d2) 204 : FL,8086 */
        {I_SHL, 2, {RM_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23976, 56, 503},
    /*  17 : SHL rm16,reg_rcx [m-:       o16 d3 /4                         ] ND,FL,8086 */
        /* 320 001(d3) 204 : FL,8086 */
        {I_SHL, 2, {RM_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11618, 56, 504},
    /*  18 : SHL rm32,reg_rcx [m-:       o32 d3 /4                         ] ND,FL,386 */
        /* 321 001(d3) 204 : FL,386 */
        {I_SHL, 2, {RM_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11648, 57, 505},
    /*  19 : SHL rm64,reg_rcx [m-:       o64 d3 /4                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 204 : LONG,FL,PROT,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11678, 58, 506},
    /*  20 : SHL rm8,imm8 [mi:       o8 c0 /4 ib,u                     ] FL,186 */
        /* 001(c0) 204 025 : FL,186 */
        {I_SHL, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+11708, 59, 507},
    /*  21 : SHL rm16,imm8 [mi:       o16 c1 /4 ib,u                    ] FL,186 */
        /* 320 001(c1) 204 025 : FL,186 */
        {I_SHL, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1833, 59, 508},
    /*  22 : SHL rm32,imm8 [mi:       o32 c1 /4 ib,u                    ] FL,386 */
        /* 321 001(c1) 204 025 : FL,386 */
        {I_SHL, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1866, 57, 509},
    /*  23 : SHL rm64,imm8 [mi:       o64 c1 /4 ib,u                    ] LONG,FL,PROT,X86_64 */
        /* 324 001(c1) 204 025 : LONG,FL,PROT,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1899, 58, 510},
    /*  24 : SHL reg32,rm32*,reg8 [rmv:      vex.lz.66.0f38.w0 f7 /r           ] ND,SM0,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 001) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHL, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55229, 62, 623},
    /*  25 : SHL reg32,reg8 [r+mv:      vex.lz.66.0f38.w0 f7 /r           ] SM0,ND,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 001) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHL, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55236, 63, 623},
    /*  26 : SHL reg32,rm32*,reg16 [rmv:      vex.lz.66.0f38.w0 f7 /r           ] ND,SM0,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 001) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHL, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55229, 62, 627},
    /*  27 : SHL reg32,reg16 [r+mv:      vex.lz.66.0f38.w0 f7 /r           ] SM0,ND,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 001) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHL, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55236, 63, 627},
    /*  28 : SHL reg32,rm32*,reg32 [rmv:      vex.lz.66.0f38.w0 f7 /r           ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 001) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHL, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55229, 62, 631},
    /*  29 : SHL reg32,reg32 [r+mv:      vex.lz.66.0f38.w0 f7 /r           ] SM0,ND,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 001) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHL, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55236, 63, 631},
    /*  30 : SHL reg32,rm32*,reg64 [rmv:      vex.lz.66.0f38.w0 f7 /r           ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 001) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHL, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55229, 62, 635},
    /*  31 : SHL reg32,reg64 [r+mv:      vex.lz.66.0f38.w0 f7 /r           ] SM0,ND,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 001) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHL, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55236, 63, 635},
    /*  32 : SHL reg64,rm64*,reg8 [rmv:      vex.lz.66.0f38.w1 f7 /r           ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 201) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHL, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55271, 62, 641},
    /*  33 : SHL reg64,reg8 [r+mv:      vex.lz.66.0f38.w1 f7 /r           ] SM0,ND,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 201) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHL, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55278, 63, 641},
    /*  34 : SHL reg64,rm64*,reg16 [rmv:      vex.lz.66.0f38.w1 f7 /r           ] ND,SM0,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 201) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHL, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55271, 62, 645},
    /*  35 : SHL reg64,reg16 [r+mv:      vex.lz.66.0f38.w1 f7 /r           ] ND,SM0,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 201) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHL, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55278, 63, 645},
    /*  36 : SHL reg64,rm64*,reg32 [rmv:      vex.lz.66.0f38.w1 f7 /r           ] ND,SM0,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 201) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHL, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55271, 62, 649},
    /*  37 : SHL reg64,reg32 [r+mv:      vex.lz.66.0f38.w1 f7 /r           ] SM0,ND,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 201) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHL, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55278, 63, 649},
    /*  38 : SHL reg64,rm64*,reg64 [rmv:      vex.lz.66.0f38.w1 f7 /r           ] ND,SM0,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 201) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHL, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55271, 62, 653},
    /*  39 : SHL reg64,reg64 [r+mv:      vex.lz.66.0f38.w1 f7 /r           ] ND,SM0,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 201) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHL, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55278, 63, 653},
    /*  40 : SHL reg8?,rm8,unity [vm-:      evex.nd1.nf.l0.m4.o8 d0 /4        ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d0) 214 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+23926, 37, 755},
    /*  41 : SHL rm8,unity [m-:      evex.nd0.nf.l0.m4.o8 d0 /4        ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d0) 204 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23935, 64, 755},
    /*  42 : SHL reg8?,unity [v+m-:      evex.nd1.nf.l0.m4.o8 d0 /4        ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d0) 204 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23944, 65, 755},
    /*  43 : SHL reg16?,rm16,unity [vm-:      evex.nd1.nf.l0.m4.o16 d1 /4       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d1) 214 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+11503, 40, 756},
    /*  44 : SHL rm16,unity [m-:      evex.nd0.nf.l0.m4.o16 d1 /4       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d1) 204 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11513, 66, 756},
    /*  45 : SHL reg16?,unity [v+m-:      evex.nd1.nf.l0.m4.o16 d1 /4       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d1) 204 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11523, 67, 756},
    /*  46 : SHL reg32?,rm32,unity [vm-:      evex.nd1.nf.l0.m4.o32 d1 /4       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d1) 214 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+11533, 43, 757},
    /*  47 : SHL rm32,unity [m-:      evex.nd0.nf.l0.m4.o32 d1 /4       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d1) 204 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11543, 68, 757},
    /*  48 : SHL reg32?,unity [v+m-:      evex.nd1.nf.l0.m4.o32 d1 /4       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d1) 204 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11553, 69, 757},
    /*  49 : SHL reg64?,rm64,unity [vm-:      evex.nd1.nf.l0.m4.o64 d1 /4       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d1) 214 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+11563, 43, 758},
    /*  50 : SHL rm64,unity [m-:      evex.nd0.nf.l0.m4.o64 d1 /4       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d1) 204 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11573, 68, 758},
    /*  51 : SHL reg64?,unity [v+m-:      evex.nd1.nf.l0.m4.o64 d1 /4       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d1) 204 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11583, 69, 758},
    /*  52 : SHL reg8?,rm8,reg_cl [vm-:      evex.nd1.nf.l0.m4.o8 d2 /4        ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 214 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+23953, 37, 759},
    /*  53 : SHL rm8,reg_cl [m-:      evex.nd0.nf.l0.m4.o8 d2 /4        ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 204 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23962, 64, 759},
    /*  54 : SHL reg8?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /4        ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 204 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23971, 65, 759},
    /*  55 : SHL reg16?,rm16,reg_cl [vm-:      evex.nd1.nf.l0.m4.o16 d3 /4       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+11593, 40, 760},
    /*  56 : SHL rm16,reg_cl [m-:      evex.nd0.nf.l0.m4.o16 d3 /4       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 204 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11603, 66, 760},
    /*  57 : SHL reg16?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /4       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 204 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11613, 67, 760},
    /*  58 : SHL reg32?,rm32,reg_cl [vm-:      evex.nd1.nf.l0.m4.o32 d3 /4       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+11623, 43, 761},
    /*  59 : SHL rm32,reg_cl [m-:      evex.nd0.nf.l0.m4.o32 d3 /4       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 204 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11633, 68, 761},
    /*  60 : SHL reg32?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /4       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 204 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11643, 69, 761},
    /*  61 : SHL reg64?,rm64,reg_cl [vm-:      evex.nd1.nf.l0.m4.o64 d3 /4       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+11653, 43, 762},
    /*  62 : SHL rm64,reg_cl [m-:      evex.nd0.nf.l0.m4.o64 d3 /4       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 204 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11663, 68, 762},
    /*  63 : SHL reg64?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /4       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 204 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11673, 69, 762},
    /*  64 : SHL reg8?,rm8,reg_cx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /4        ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 214 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+23953, 37, 763},
    /*  65 : SHL rm8,reg_cx [m-:      evex.nd0.nf.l0.m4.o8 d2 /4        ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 204 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23962, 64, 763},
    /*  66 : SHL reg8?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /4        ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 204 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23971, 65, 763},
    /*  67 : SHL reg16?,rm16,reg_cx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /4       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+11593, 40, 764},
    /*  68 : SHL rm16,reg_cx [m-:      evex.nd0.nf.l0.m4.o16 d3 /4       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 204 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11603, 66, 764},
    /*  69 : SHL reg16?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /4       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 204 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11613, 67, 764},
    /*  70 : SHL reg32?,rm32,reg_cx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /4       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+11623, 43, 765},
    /*  71 : SHL rm32,reg_cx [m-:      evex.nd0.nf.l0.m4.o32 d3 /4       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 204 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11633, 68, 765},
    /*  72 : SHL reg32?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /4       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 204 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11643, 69, 765},
    /*  73 : SHL reg64?,rm64,reg_cx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /4       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+11653, 43, 766},
    /*  74 : SHL rm64,reg_cx [m-:      evex.nd0.nf.l0.m4.o64 d3 /4       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 204 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11663, 68, 766},
    /*  75 : SHL reg64?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /4       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 204 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11673, 69, 766},
    /*  76 : SHL reg8?,rm8,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /4        ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 214 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+23953, 37, 767},
    /*  77 : SHL rm8,reg_ecx [m-:      evex.nd0.nf.l0.m4.o8 d2 /4        ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 204 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23962, 64, 767},
    /*  78 : SHL reg8?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /4        ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 204 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23971, 65, 767},
    /*  79 : SHL reg16?,rm16,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /4       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+11593, 40, 768},
    /*  80 : SHL rm16,reg_ecx [m-:      evex.nd0.nf.l0.m4.o16 d3 /4       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 204 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11603, 66, 768},
    /*  81 : SHL reg16?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /4       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 204 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11613, 67, 768},
    /*  82 : SHL reg32?,rm32,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /4       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+11623, 43, 769},
    /*  83 : SHL rm32,reg_ecx [m-:      evex.nd0.nf.l0.m4.o32 d3 /4       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 204 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11633, 68, 769},
    /*  84 : SHL reg32?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /4       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 204 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11643, 69, 769},
    /*  85 : SHL reg64?,rm64,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /4       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+11653, 43, 770},
    /*  86 : SHL rm64,reg_ecx [m-:      evex.nd0.nf.l0.m4.o64 d3 /4       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 204 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11663, 68, 770},
    /*  87 : SHL reg64?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /4       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 204 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11673, 69, 770},
    /*  88 : SHL reg8?,rm8,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /4        ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 214 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+23953, 37, 771},
    /*  89 : SHL rm8,reg_rcx [m-:      evex.nd0.nf.l0.m4.o8 d2 /4        ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 204 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23962, 64, 771},
    /*  90 : SHL reg8?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /4        ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 204 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23971, 65, 771},
    /*  91 : SHL reg16?,rm16,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /4       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+11593, 40, 772},
    /*  92 : SHL rm16,reg_rcx [m-:      evex.nd0.nf.l0.m4.o16 d3 /4       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 204 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11603, 66, 772},
    /*  93 : SHL reg16?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /4       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 204 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11613, 67, 772},
    /*  94 : SHL reg32?,rm32,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /4       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+11623, 43, 773},
    /*  95 : SHL rm32,reg_rcx [m-:      evex.nd0.nf.l0.m4.o32 d3 /4       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 204 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11633, 68, 773},
    /*  96 : SHL reg32?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /4       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 204 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11643, 69, 773},
    /*  97 : SHL reg64?,rm64,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /4       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+11653, 43, 774},
    /*  98 : SHL rm64,reg_rcx [m-:      evex.nd0.nf.l0.m4.o64 d3 /4       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 204 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11663, 68, 774},
    /*  99 : SHL reg64?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /4       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 204 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11673, 69, 774},
    /* 100 : SHL reg8?,rm8,imm8 [vmi:      evex.nd1.nf.l0.m4.o8 c0 /4 ib,u   ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(c0) 214 026 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+11683, 37, 775},
    /* 101 : SHL rm8,imm8 [mi:      evex.nd0.nf.l0.m4.o8 c0 /4 ib,u   ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(c0) 204 025 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+11693, 64, 775},
    /* 102 : SHL reg8?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o8 c0 /4 ib,u   ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(c0) 204 025 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+11703, 65, 775},
    /* 103 : SHL reg16?,rm16,imm8 [vmi:      evex.nd1.nf.l0.m4.o16 c1 /4 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(c1) 214 026 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+1806, 40, 776},
    /* 104 : SHL rm16,imm8 [mi:      evex.nd0.nf.l0.m4.o16 c1 /4 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(c1) 204 025 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1817, 66, 776},
    /* 105 : SHL reg16?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o16 c1 /4 ib,u  ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(c1) 204 025 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1828, 67, 776},
    /* 106 : SHL reg32?,rm32,imm8 [vmi:      evex.nd1.nf.l0.m4.o32 c1 /4 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(c1) 214 026 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+1839, 43, 777},
    /* 107 : SHL rm32,imm8 [mi:      evex.nd0.nf.l0.m4.o32 c1 /4 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(c1) 204 025 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1850, 68, 777},
    /* 108 : SHL reg32?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o32 c1 /4 ib,u  ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(c1) 204 025 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1861, 69, 777},
    /* 109 : SHL reg64?,rm64,imm8 [vmi:      evex.nd1.nf.l0.m4.o64 c1 /4 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(c1) 214 026 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+1872, 43, 778},
    /* 110 : SHL rm64,imm8 [mi:      evex.nd0.nf.l0.m4.o64 c1 /4 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(c1) 204 025 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1883, 68, 778},
    /* 111 : SHL reg64?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o64 c1 /4 ib,u  ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(c1) 204 025 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1894, 69, 778},
    /* 112 : SHL reg32,rm32*,reg8 [rmv:      evex.lz.66.0f38.w0 f7 /r          ] ND,SM0,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24088, 72, 889},
    /* 113 : SHL reg32,reg8 [r+mv:      evex.lz.66.0f38.w0 f7 /r          ] SM0,ND,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7d 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS32,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+24097, 73, 889},
    /* 114 : SHL reg32,rm32*,reg16 [rmv:      evex.lz.66.0f38.w0 f7 /r          ] SM0,ND,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+24088, 72, 893},
    /* 115 : SHL reg32,reg16 [r+mv:      evex.lz.66.0f38.w0 f7 /r          ] ND,SM0,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7d 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS32,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+24097, 73, 893},
    /* 116 : SHL reg32,rm32*,reg32 [rmv:      evex.lz.66.0f38.w0 f7 /r          ] ND,SM0,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24088, 72, 897},
    /* 117 : SHL reg32,reg32 [r+mv:      evex.lz.66.0f38.w0 f7 /r          ] ND,SM0,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7d 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24097, 73, 897},
    /* 118 : SHL reg32,rm32*,reg64 [rmv:      evex.lz.66.0f38.w0 f7 /r          ] SM0,ND,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24088, 72, 901},
    /* 119 : SHL reg32,reg64 [r+mv:      evex.lz.66.0f38.w0 f7 /r          ] ND,SM0,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7d 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS32,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24097, 73, 901},
    /* 120 : SHL reg64,rm64*,reg8 [rmv:      evex.lz.66.0f38.w1 f7 /r          ] ND,SM0,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24142, 72, 907},
    /* 121 : SHL reg64,reg8 [r+mv:      evex.lz.66.0f38.w1 f7 /r          ] SM0,ND,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fd 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS64,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+24151, 73, 907},
    /* 122 : SHL reg64,rm64*,reg16 [rmv:      evex.lz.66.0f38.w1 f7 /r          ] ND,SM0,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+24142, 72, 911},
    /* 123 : SHL reg64,reg16 [r+mv:      evex.lz.66.0f38.w1 f7 /r          ] SM0,ND,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fd 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS64,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+24151, 73, 911},
    /* 124 : SHL reg64,rm64*,reg32 [rmv:      evex.lz.66.0f38.w1 f7 /r          ] ND,SM0,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24142, 72, 915},
    /* 125 : SHL reg64,reg32 [r+mv:      evex.lz.66.0f38.w1 f7 /r          ] SM0,ND,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fd 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS64,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24151, 73, 915},
    /* 126 : SHL reg64,rm64*,reg64 [rmv:      evex.lz.66.0f38.w1 f7 /r          ] SM0,ND,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24142, 72, 919},
    /* 127 : SHL reg64,reg64 [r+mv:      evex.lz.66.0f38.w1 f7 /r          ] ND,SM0,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fd 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHL, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24151, 73, 919},
    /* 128 : SHL kreg8,kreg8,imm8 [rmi:      vex.l0.66.0f3a.w0 32 /r ib       ] ND,SM0-1,ZU,FL,AVX512DQ,FUTURE */
        /* 270(003 001) 001(32) 110 022 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_SHL, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54715, 516, 4612},
    /* 129 : SHL kreg8,kreg8,imm8 [rmi:      evex.l0.66.0f3a.w0 32 /r ib       ] ND,SM0-1,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(32) 110 022 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_SHL, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18053, 517, 4612},
    /* 130 : SHL kreg16,kreg16,imm8 [rmi:      vex.l0.66.0f3a.w1 32 /r ib       ] ND,SM0-1,ZU,FL,AVX512F,FUTURE */
        /* 270(003 201) 001(32) 110 022 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512F,FUTURE */
        {I_SHL, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54723, 528, 4613},
    /* 131 : SHL kreg16,kreg16,imm8 [rmi:      evex.l0.66.0f3a.w1 32 /r ib       ] ND,SM0-1,ZU,FL,AVX512F,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(32) 110 022 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_SHL, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18063, 529, 4613},
    /* 132 : SHL kreg32,kreg32,imm8 [rmi:      vex.l0.66.0f3a.w0 33 /r ib       ] SM0,ND,SM1,ZU,FL,AVX512BW,FUTURE */
        /* 270(003 001) 001(33) 110 022 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_SHL, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54731, 520, 4614},
    /* 133 : SHL kreg32,kreg32,imm8 [rmi:      evex.l0.66.0f3a.w0 33 /r ib       ] SM0,ND,SM1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(33) 110 022 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_SHL, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18073, 521, 4614},
    /* 134 : SHL kreg64,kreg64,imm8 [rmi:      vex.l0.66.0f3a.w1 33 /r ib       ] ND,SM0-1,ZU,FL,AVX512BW,FUTURE */
        /* 270(003 201) 001(33) 110 022 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_SHL, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54739, 520, 4615},
    /* 135 : SHL kreg64,kreg64,imm8 [rmi:      evex.l0.66.0f3a.w1 33 /r ib       ] ND,SM0-1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(33) 110 022 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_SHL, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18083, 521, 4615},
};

static const struct itemplate instrux_SAL[128] = {
    /*   0 : SAL rm8,unity [m-:       o8 d0 /4                          ] FL,8086 */
        /* 001(d0) 204 : FL,8086 */
        {I_SAL, 2, {RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23949, 56, 511},
    /*   1 : SAL rm16,unity [m-:       o16 d1 /4                         ] FL,8086 */
        /* 320 001(d1) 204 : FL,8086 */
        {I_SAL, 2, {RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11528, 56, 512},
    /*   2 : SAL rm32,unity [m-:       o32 d1 /4                         ] FL,386 */
        /* 321 001(d1) 204 : FL,386 */
        {I_SAL, 2, {RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11558, 57, 513},
    /*   3 : SAL rm64,unity [m-:       o64 d1 /4                         ] LONG,FL,PROT,X86_64 */
        /* 324 001(d1) 204 : LONG,FL,PROT,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11588, 58, 514},
    /*   4 : SAL rm8,reg_cl [m-:       o8 d2 /4                          ] FL,8086 */
        /* 001(d2) 204 : FL,8086 */
        {I_SAL, 2, {RM_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23976, 56, 515},
    /*   5 : SAL rm16,reg_cl [m-:       o16 d3 /4                         ] FL,8086 */
        /* 320 001(d3) 204 : FL,8086 */
        {I_SAL, 2, {RM_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11618, 56, 516},
    /*   6 : SAL rm32,reg_cl [m-:       o32 d3 /4                         ] FL,386 */
        /* 321 001(d3) 204 : FL,386 */
        {I_SAL, 2, {RM_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11648, 57, 517},
    /*   7 : SAL rm64,reg_cl [m-:       o64 d3 /4                         ] LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 204 : LONG,FL,PROT,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11678, 58, 518},
    /*   8 : SAL rm8,reg_cx [m-:       o8 d2 /4                          ] ND,FL,8086 */
        /* 001(d2) 204 : FL,8086 */
        {I_SAL, 2, {RM_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23976, 56, 519},
    /*   9 : SAL rm16,reg_cx [m-:       o16 d3 /4                         ] ND,FL,8086 */
        /* 320 001(d3) 204 : FL,8086 */
        {I_SAL, 2, {RM_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11618, 56, 520},
    /*  10 : SAL rm32,reg_cx [m-:       o32 d3 /4                         ] ND,FL,386 */
        /* 321 001(d3) 204 : FL,386 */
        {I_SAL, 2, {RM_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11648, 57, 521},
    /*  11 : SAL rm64,reg_cx [m-:       o64 d3 /4                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 204 : LONG,FL,PROT,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11678, 58, 522},
    /*  12 : SAL rm8,reg_ecx [m-:       o8 d2 /4                          ] ND,FL,8086 */
        /* 001(d2) 204 : FL,8086 */
        {I_SAL, 2, {RM_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23976, 56, 523},
    /*  13 : SAL rm16,reg_ecx [m-:       o16 d3 /4                         ] ND,FL,8086 */
        /* 320 001(d3) 204 : FL,8086 */
        {I_SAL, 2, {RM_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11618, 56, 524},
    /*  14 : SAL rm32,reg_ecx [m-:       o32 d3 /4                         ] ND,FL,386 */
        /* 321 001(d3) 204 : FL,386 */
        {I_SAL, 2, {RM_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11648, 57, 525},
    /*  15 : SAL rm64,reg_ecx [m-:       o64 d3 /4                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 204 : LONG,FL,PROT,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11678, 58, 526},
    /*  16 : SAL rm8,reg_rcx [m-:       o8 d2 /4                          ] ND,FL,8086 */
        /* 001(d2) 204 : FL,8086 */
        {I_SAL, 2, {RM_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23976, 56, 527},
    /*  17 : SAL rm16,reg_rcx [m-:       o16 d3 /4                         ] ND,FL,8086 */
        /* 320 001(d3) 204 : FL,8086 */
        {I_SAL, 2, {RM_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11618, 56, 528},
    /*  18 : SAL rm32,reg_rcx [m-:       o32 d3 /4                         ] ND,FL,386 */
        /* 321 001(d3) 204 : FL,386 */
        {I_SAL, 2, {RM_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11648, 57, 529},
    /*  19 : SAL rm64,reg_rcx [m-:       o64 d3 /4                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 204 : LONG,FL,PROT,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11678, 58, 530},
    /*  20 : SAL rm8,imm8 [mi:       o8 c0 /4 ib,u                     ] FL,186 */
        /* 001(c0) 204 025 : FL,186 */
        {I_SAL, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+11708, 59, 531},
    /*  21 : SAL rm16,imm8 [mi:       o16 c1 /4 ib,u                    ] FL,186 */
        /* 320 001(c1) 204 025 : FL,186 */
        {I_SAL, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1833, 59, 532},
    /*  22 : SAL rm32,imm8 [mi:       o32 c1 /4 ib,u                    ] FL,386 */
        /* 321 001(c1) 204 025 : FL,386 */
        {I_SAL, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1866, 57, 533},
    /*  23 : SAL rm64,imm8 [mi:       o64 c1 /4 ib,u                    ] LONG,FL,PROT,X86_64 */
        /* 324 001(c1) 204 025 : LONG,FL,PROT,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1899, 58, 534},
    /*  24 : SAL reg32,rm32*,reg8 [rmv:      vex.lz.66.0f38.w0 f7 /r           ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 001) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAL, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55229, 62, 624},
    /*  25 : SAL reg32,reg8 [r+mv:      vex.lz.66.0f38.w0 f7 /r           ] ND,SM0,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 001) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAL, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55236, 63, 624},
    /*  26 : SAL reg32,rm32*,reg16 [rmv:      vex.lz.66.0f38.w0 f7 /r           ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 001) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAL, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55229, 62, 628},
    /*  27 : SAL reg32,reg16 [r+mv:      vex.lz.66.0f38.w0 f7 /r           ] ND,SM0,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 001) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAL, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55236, 63, 628},
    /*  28 : SAL reg32,rm32*,reg32 [rmv:      vex.lz.66.0f38.w0 f7 /r           ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 001) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAL, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55229, 62, 632},
    /*  29 : SAL reg32,reg32 [r+mv:      vex.lz.66.0f38.w0 f7 /r           ] ND,SM0,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 001) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAL, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55236, 63, 632},
    /*  30 : SAL reg32,rm32*,reg64 [rmv:      vex.lz.66.0f38.w0 f7 /r           ] ND,SM0,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 001) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAL, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55229, 62, 636},
    /*  31 : SAL reg32,reg64 [r+mv:      vex.lz.66.0f38.w0 f7 /r           ] SM0,ND,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 001) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAL, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55236, 63, 636},
    /*  32 : SAL reg64,rm64*,reg8 [rmv:      vex.lz.66.0f38.w1 f7 /r           ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 201) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAL, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55271, 62, 642},
    /*  33 : SAL reg64,reg8 [r+mv:      vex.lz.66.0f38.w1 f7 /r           ] SM0,ND,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 201) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAL, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55278, 63, 642},
    /*  34 : SAL reg64,rm64*,reg16 [rmv:      vex.lz.66.0f38.w1 f7 /r           ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 201) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAL, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55271, 62, 646},
    /*  35 : SAL reg64,reg16 [r+mv:      vex.lz.66.0f38.w1 f7 /r           ] SM0,ND,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 201) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAL, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55278, 63, 646},
    /*  36 : SAL reg64,rm64*,reg32 [rmv:      vex.lz.66.0f38.w1 f7 /r           ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 201) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAL, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55271, 62, 650},
    /*  37 : SAL reg64,reg32 [r+mv:      vex.lz.66.0f38.w1 f7 /r           ] ND,SM0,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 201) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAL, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55278, 63, 650},
    /*  38 : SAL reg64,rm64*,reg64 [rmv:      vex.lz.66.0f38.w1 f7 /r           ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 201) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAL, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55271, 62, 654},
    /*  39 : SAL reg64,reg64 [r+mv:      vex.lz.66.0f38.w1 f7 /r           ] ND,SM0,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 201) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAL, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55278, 63, 654},
    /*  40 : SAL reg8?,rm8,unity [vm-:      evex.nd1.nf.l0.m4.o8 d0 /4        ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d0) 214 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+23926, 37, 779},
    /*  41 : SAL rm8,unity [m-:      evex.nd0.nf.l0.m4.o8 d0 /4        ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d0) 204 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23935, 64, 779},
    /*  42 : SAL reg8?,unity [v+m-:      evex.nd1.nf.l0.m4.o8 d0 /4        ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d0) 204 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23944, 65, 779},
    /*  43 : SAL reg16?,rm16,unity [vm-:      evex.nd1.nf.l0.m4.o16 d1 /4       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d1) 214 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+11503, 40, 780},
    /*  44 : SAL rm16,unity [m-:      evex.nd0.nf.l0.m4.o16 d1 /4       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d1) 204 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11513, 66, 780},
    /*  45 : SAL reg16?,unity [v+m-:      evex.nd1.nf.l0.m4.o16 d1 /4       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d1) 204 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11523, 67, 780},
    /*  46 : SAL reg32?,rm32,unity [vm-:      evex.nd1.nf.l0.m4.o32 d1 /4       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d1) 214 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+11533, 43, 781},
    /*  47 : SAL rm32,unity [m-:      evex.nd0.nf.l0.m4.o32 d1 /4       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d1) 204 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11543, 68, 781},
    /*  48 : SAL reg32?,unity [v+m-:      evex.nd1.nf.l0.m4.o32 d1 /4       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d1) 204 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11553, 69, 781},
    /*  49 : SAL reg64?,rm64,unity [vm-:      evex.nd1.nf.l0.m4.o64 d1 /4       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d1) 214 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+11563, 43, 782},
    /*  50 : SAL rm64,unity [m-:      evex.nd0.nf.l0.m4.o64 d1 /4       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d1) 204 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11573, 68, 782},
    /*  51 : SAL reg64?,unity [v+m-:      evex.nd1.nf.l0.m4.o64 d1 /4       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d1) 204 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11583, 69, 782},
    /*  52 : SAL reg8?,rm8,reg_cl [vm-:      evex.nd1.nf.l0.m4.o8 d2 /4        ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 214 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+23953, 37, 783},
    /*  53 : SAL rm8,reg_cl [m-:      evex.nd0.nf.l0.m4.o8 d2 /4        ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 204 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23962, 64, 783},
    /*  54 : SAL reg8?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /4        ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 204 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23971, 65, 783},
    /*  55 : SAL reg16?,rm16,reg_cl [vm-:      evex.nd1.nf.l0.m4.o16 d3 /4       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+11593, 40, 784},
    /*  56 : SAL rm16,reg_cl [m-:      evex.nd0.nf.l0.m4.o16 d3 /4       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 204 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11603, 66, 784},
    /*  57 : SAL reg16?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /4       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 204 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11613, 67, 784},
    /*  58 : SAL reg32?,rm32,reg_cl [vm-:      evex.nd1.nf.l0.m4.o32 d3 /4       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+11623, 43, 785},
    /*  59 : SAL rm32,reg_cl [m-:      evex.nd0.nf.l0.m4.o32 d3 /4       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 204 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11633, 68, 785},
    /*  60 : SAL reg32?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /4       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 204 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11643, 69, 785},
    /*  61 : SAL reg64?,rm64,reg_cl [vm-:      evex.nd1.nf.l0.m4.o64 d3 /4       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+11653, 43, 786},
    /*  62 : SAL rm64,reg_cl [m-:      evex.nd0.nf.l0.m4.o64 d3 /4       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 204 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11663, 68, 786},
    /*  63 : SAL reg64?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /4       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 204 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11673, 69, 786},
    /*  64 : SAL reg8?,rm8,reg_cx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /4        ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 214 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+23953, 37, 787},
    /*  65 : SAL rm8,reg_cx [m-:      evex.nd0.nf.l0.m4.o8 d2 /4        ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 204 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23962, 64, 787},
    /*  66 : SAL reg8?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /4        ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 204 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23971, 65, 787},
    /*  67 : SAL reg16?,rm16,reg_cx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /4       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+11593, 40, 788},
    /*  68 : SAL rm16,reg_cx [m-:      evex.nd0.nf.l0.m4.o16 d3 /4       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 204 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11603, 66, 788},
    /*  69 : SAL reg16?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /4       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 204 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11613, 67, 788},
    /*  70 : SAL reg32?,rm32,reg_cx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /4       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+11623, 43, 789},
    /*  71 : SAL rm32,reg_cx [m-:      evex.nd0.nf.l0.m4.o32 d3 /4       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 204 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11633, 68, 789},
    /*  72 : SAL reg32?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /4       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 204 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11643, 69, 789},
    /*  73 : SAL reg64?,rm64,reg_cx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /4       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+11653, 43, 790},
    /*  74 : SAL rm64,reg_cx [m-:      evex.nd0.nf.l0.m4.o64 d3 /4       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 204 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11663, 68, 790},
    /*  75 : SAL reg64?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /4       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 204 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11673, 69, 790},
    /*  76 : SAL reg8?,rm8,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /4        ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 214 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+23953, 37, 791},
    /*  77 : SAL rm8,reg_ecx [m-:      evex.nd0.nf.l0.m4.o8 d2 /4        ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 204 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23962, 64, 791},
    /*  78 : SAL reg8?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /4        ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 204 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23971, 65, 791},
    /*  79 : SAL reg16?,rm16,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /4       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+11593, 40, 792},
    /*  80 : SAL rm16,reg_ecx [m-:      evex.nd0.nf.l0.m4.o16 d3 /4       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 204 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11603, 66, 792},
    /*  81 : SAL reg16?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /4       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 204 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11613, 67, 792},
    /*  82 : SAL reg32?,rm32,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /4       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+11623, 43, 793},
    /*  83 : SAL rm32,reg_ecx [m-:      evex.nd0.nf.l0.m4.o32 d3 /4       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 204 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11633, 68, 793},
    /*  84 : SAL reg32?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /4       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 204 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11643, 69, 793},
    /*  85 : SAL reg64?,rm64,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /4       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+11653, 43, 794},
    /*  86 : SAL rm64,reg_ecx [m-:      evex.nd0.nf.l0.m4.o64 d3 /4       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 204 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11663, 68, 794},
    /*  87 : SAL reg64?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /4       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 204 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11673, 69, 794},
    /*  88 : SAL reg8?,rm8,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /4        ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 214 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+23953, 37, 795},
    /*  89 : SAL rm8,reg_rcx [m-:      evex.nd0.nf.l0.m4.o8 d2 /4        ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 204 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23962, 64, 795},
    /*  90 : SAL reg8?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /4        ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 204 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+23971, 65, 795},
    /*  91 : SAL reg16?,rm16,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /4       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+11593, 40, 796},
    /*  92 : SAL rm16,reg_rcx [m-:      evex.nd0.nf.l0.m4.o16 d3 /4       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 204 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11603, 66, 796},
    /*  93 : SAL reg16?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /4       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 204 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11613, 67, 796},
    /*  94 : SAL reg32?,rm32,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /4       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+11623, 43, 797},
    /*  95 : SAL rm32,reg_rcx [m-:      evex.nd0.nf.l0.m4.o32 d3 /4       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 204 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11633, 68, 797},
    /*  96 : SAL reg32?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /4       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 204 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11643, 69, 797},
    /*  97 : SAL reg64?,rm64,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /4       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 214 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+11653, 43, 798},
    /*  98 : SAL rm64,reg_rcx [m-:      evex.nd0.nf.l0.m4.o64 d3 /4       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 204 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11663, 68, 798},
    /*  99 : SAL reg64?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /4       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 204 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11673, 69, 798},
    /* 100 : SAL reg8?,rm8,imm8 [vmi:      evex.nd1.nf.l0.m4.o8 c0 /4 ib,u   ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(c0) 214 026 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS8,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+11683, 37, 799},
    /* 101 : SAL rm8,imm8 [mi:      evex.nd0.nf.l0.m4.o8 c0 /4 ib,u   ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(c0) 204 025 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+11693, 64, 799},
    /* 102 : SAL reg8?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o8 c0 /4 ib,u   ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(c0) 204 025 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+11703, 65, 799},
    /* 103 : SAL reg16?,rm16,imm8 [vmi:      evex.nd1.nf.l0.m4.o16 c1 /4 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(c1) 214 026 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+1806, 40, 800},
    /* 104 : SAL rm16,imm8 [mi:      evex.nd0.nf.l0.m4.o16 c1 /4 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(c1) 204 025 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1817, 66, 800},
    /* 105 : SAL reg16?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o16 c1 /4 ib,u  ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(c1) 204 025 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1828, 67, 800},
    /* 106 : SAL reg32?,rm32,imm8 [vmi:      evex.nd1.nf.l0.m4.o32 c1 /4 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(c1) 214 026 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+1839, 43, 801},
    /* 107 : SAL rm32,imm8 [mi:      evex.nd0.nf.l0.m4.o32 c1 /4 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(c1) 204 025 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1850, 68, 801},
    /* 108 : SAL reg32?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o32 c1 /4 ib,u  ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(c1) 204 025 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1861, 69, 801},
    /* 109 : SAL reg64?,rm64,imm8 [vmi:      evex.nd1.nf.l0.m4.o64 c1 /4 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(c1) 214 026 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+1872, 43, 802},
    /* 110 : SAL rm64,imm8 [mi:      evex.nd0.nf.l0.m4.o64 c1 /4 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(c1) 204 025 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1883, 68, 802},
    /* 111 : SAL reg64?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o64 c1 /4 ib,u  ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(c1) 204 025 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1894, 69, 802},
    /* 112 : SAL reg32,rm32*,reg8 [rmv:      evex.lz.66.0f38.w0 f7 /r          ] ND,SM0,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24088, 72, 890},
    /* 113 : SAL reg32,reg8 [r+mv:      evex.lz.66.0f38.w0 f7 /r          ] SM0,ND,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7d 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS32,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+24097, 73, 890},
    /* 114 : SAL reg32,rm32*,reg16 [rmv:      evex.lz.66.0f38.w0 f7 /r          ] SM0,ND,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+24088, 72, 894},
    /* 115 : SAL reg32,reg16 [r+mv:      evex.lz.66.0f38.w0 f7 /r          ] SM0,ND,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7d 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS32,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+24097, 73, 894},
    /* 116 : SAL reg32,rm32*,reg32 [rmv:      evex.lz.66.0f38.w0 f7 /r          ] ND,SM0,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24088, 72, 898},
    /* 117 : SAL reg32,reg32 [r+mv:      evex.lz.66.0f38.w0 f7 /r          ] ND,SM0,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7d 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24097, 73, 898},
    /* 118 : SAL reg32,rm32*,reg64 [rmv:      evex.lz.66.0f38.w0 f7 /r          ] ND,SM0,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24088, 72, 902},
    /* 119 : SAL reg32,reg64 [r+mv:      evex.lz.66.0f38.w0 f7 /r          ] ND,SM0,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7d 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS32,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24097, 73, 902},
    /* 120 : SAL reg64,rm64*,reg8 [rmv:      evex.lz.66.0f38.w1 f7 /r          ] SM0,ND,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24142, 72, 908},
    /* 121 : SAL reg64,reg8 [r+mv:      evex.lz.66.0f38.w1 f7 /r          ] ND,SM0,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fd 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS64,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+24151, 73, 908},
    /* 122 : SAL reg64,rm64*,reg16 [rmv:      evex.lz.66.0f38.w1 f7 /r          ] SM0,ND,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+24142, 72, 912},
    /* 123 : SAL reg64,reg16 [r+mv:      evex.lz.66.0f38.w1 f7 /r          ] SM0,ND,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fd 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS64,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+24151, 73, 912},
    /* 124 : SAL reg64,rm64*,reg32 [rmv:      evex.lz.66.0f38.w1 f7 /r          ] ND,SM0,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24142, 72, 916},
    /* 125 : SAL reg64,reg32 [r+mv:      evex.lz.66.0f38.w1 f7 /r          ] ND,SM0,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fd 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS64,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24151, 73, 916},
    /* 126 : SAL reg64,rm64*,reg64 [rmv:      evex.lz.66.0f38.w1 f7 /r          ] ND,SM0,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24142, 72, 920},
    /* 127 : SAL reg64,reg64 [r+mv:      evex.lz.66.0f38.w1 f7 /r          ] SM0,ND,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fd 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAL, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24151, 73, 920},
};

static const struct itemplate instrux_SHR[136] = {
    /*   0 : SHR rm8,unity [m-:       o8 d0 /5                          ] FL,8086 */
        /* 001(d0) 205 : FL,8086 */
        {I_SHR, 2, {RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+24003, 56, 535},
    /*   1 : SHR rm16,unity [m-:       o16 d1 /5                         ] FL,8086 */
        /* 320 001(d1) 205 : FL,8086 */
        {I_SHR, 2, {RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11738, 56, 536},
    /*   2 : SHR rm32,unity [m-:       o32 d1 /5                         ] FL,386 */
        /* 321 001(d1) 205 : FL,386 */
        {I_SHR, 2, {RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11768, 57, 537},
    /*   3 : SHR rm64,unity [m-:       o64 d1 /5                         ] LONG,FL,PROT,X86_64 */
        /* 324 001(d1) 205 : LONG,FL,PROT,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11798, 58, 538},
    /*   4 : SHR rm8,reg_cl [m-:       o8 d2 /5                          ] FL,8086 */
        /* 001(d2) 205 : FL,8086 */
        {I_SHR, 2, {RM_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+24030, 56, 539},
    /*   5 : SHR rm16,reg_cl [m-:       o16 d3 /5                         ] FL,8086 */
        /* 320 001(d3) 205 : FL,8086 */
        {I_SHR, 2, {RM_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11828, 56, 540},
    /*   6 : SHR rm32,reg_cl [m-:       o32 d3 /5                         ] FL,386 */
        /* 321 001(d3) 205 : FL,386 */
        {I_SHR, 2, {RM_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11858, 57, 541},
    /*   7 : SHR rm64,reg_cl [m-:       o64 d3 /5                         ] LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 205 : LONG,FL,PROT,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11888, 58, 542},
    /*   8 : SHR rm8,reg_cx [m-:       o8 d2 /5                          ] ND,FL,8086 */
        /* 001(d2) 205 : FL,8086 */
        {I_SHR, 2, {RM_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+24030, 56, 543},
    /*   9 : SHR rm16,reg_cx [m-:       o16 d3 /5                         ] ND,FL,8086 */
        /* 320 001(d3) 205 : FL,8086 */
        {I_SHR, 2, {RM_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11828, 56, 544},
    /*  10 : SHR rm32,reg_cx [m-:       o32 d3 /5                         ] ND,FL,386 */
        /* 321 001(d3) 205 : FL,386 */
        {I_SHR, 2, {RM_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11858, 57, 545},
    /*  11 : SHR rm64,reg_cx [m-:       o64 d3 /5                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 205 : LONG,FL,PROT,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11888, 58, 546},
    /*  12 : SHR rm8,reg_ecx [m-:       o8 d2 /5                          ] ND,FL,8086 */
        /* 001(d2) 205 : FL,8086 */
        {I_SHR, 2, {RM_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+24030, 56, 547},
    /*  13 : SHR rm16,reg_ecx [m-:       o16 d3 /5                         ] ND,FL,8086 */
        /* 320 001(d3) 205 : FL,8086 */
        {I_SHR, 2, {RM_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11828, 56, 548},
    /*  14 : SHR rm32,reg_ecx [m-:       o32 d3 /5                         ] ND,FL,386 */
        /* 321 001(d3) 205 : FL,386 */
        {I_SHR, 2, {RM_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11858, 57, 549},
    /*  15 : SHR rm64,reg_ecx [m-:       o64 d3 /5                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 205 : LONG,FL,PROT,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11888, 58, 550},
    /*  16 : SHR rm8,reg_rcx [m-:       o8 d2 /5                          ] ND,FL,8086 */
        /* 001(d2) 205 : FL,8086 */
        {I_SHR, 2, {RM_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+24030, 56, 551},
    /*  17 : SHR rm16,reg_rcx [m-:       o16 d3 /5                         ] ND,FL,8086 */
        /* 320 001(d3) 205 : FL,8086 */
        {I_SHR, 2, {RM_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11828, 56, 552},
    /*  18 : SHR rm32,reg_rcx [m-:       o32 d3 /5                         ] ND,FL,386 */
        /* 321 001(d3) 205 : FL,386 */
        {I_SHR, 2, {RM_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11858, 57, 553},
    /*  19 : SHR rm64,reg_rcx [m-:       o64 d3 /5                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 205 : LONG,FL,PROT,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11888, 58, 554},
    /*  20 : SHR rm8,imm8 [mi:       o8 c0 /5 ib,u                     ] FL,186 */
        /* 001(c0) 205 025 : FL,186 */
        {I_SHR, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+11918, 59, 555},
    /*  21 : SHR rm16,imm8 [mi:       o16 c1 /5 ib,u                    ] FL,186 */
        /* 320 001(c1) 205 025 : FL,186 */
        {I_SHR, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1932, 59, 556},
    /*  22 : SHR rm32,imm8 [mi:       o32 c1 /5 ib,u                    ] FL,386 */
        /* 321 001(c1) 205 025 : FL,386 */
        {I_SHR, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1965, 57, 557},
    /*  23 : SHR rm64,imm8 [mi:       o64 c1 /5 ib,u                    ] LONG,FL,PROT,X86_64 */
        /* 324 001(c1) 205 025 : LONG,FL,PROT,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1998, 58, 558},
    /*  24 : SHR reg32,rm32*,reg8 [rmv:      vex.lz.f2.0f38.w0 f7 /r           ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 003) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHR, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55257, 62, 626},
    /*  25 : SHR reg32,reg8 [r+mv:      vex.lz.f2.0f38.w0 f7 /r           ] SM0,ND,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 003) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHR, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55264, 63, 626},
    /*  26 : SHR reg32,rm32*,reg16 [rmv:      vex.lz.f2.0f38.w0 f7 /r           ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 003) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHR, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55257, 62, 630},
    /*  27 : SHR reg32,reg16 [r+mv:      vex.lz.f2.0f38.w0 f7 /r           ] ND,SM0,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 003) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHR, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55264, 63, 630},
    /*  28 : SHR reg32,rm32*,reg32 [rmv:      vex.lz.f2.0f38.w0 f7 /r           ] ND,SM0,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 003) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHR, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55257, 62, 634},
    /*  29 : SHR reg32,reg32 [r+mv:      vex.lz.f2.0f38.w0 f7 /r           ] SM0,ND,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 003) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHR, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55264, 63, 634},
    /*  30 : SHR reg32,rm32*,reg64 [rmv:      vex.lz.f2.0f38.w0 f7 /r           ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 003) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHR, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55257, 62, 638},
    /*  31 : SHR reg32,reg64 [r+mv:      vex.lz.f2.0f38.w0 f7 /r           ] ND,SM0,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 003) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHR, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55264, 63, 638},
    /*  32 : SHR reg64,rm64*,reg8 [rmv:      vex.lz.f2.0f38.w1 f7 /r           ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 203) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHR, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55299, 62, 644},
    /*  33 : SHR reg64,reg8 [r+mv:      vex.lz.f2.0f38.w1 f7 /r           ] SM0,ND,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 203) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHR, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55306, 63, 644},
    /*  34 : SHR reg64,rm64*,reg16 [rmv:      vex.lz.f2.0f38.w1 f7 /r           ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 203) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHR, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55299, 62, 648},
    /*  35 : SHR reg64,reg16 [r+mv:      vex.lz.f2.0f38.w1 f7 /r           ] SM0,ND,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 203) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHR, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55306, 63, 648},
    /*  36 : SHR reg64,rm64*,reg32 [rmv:      vex.lz.f2.0f38.w1 f7 /r           ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 203) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHR, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55299, 62, 652},
    /*  37 : SHR reg64,reg32 [r+mv:      vex.lz.f2.0f38.w1 f7 /r           ] ND,SM0,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 203) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHR, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55306, 63, 652},
    /*  38 : SHR reg64,rm64*,reg64 [rmv:      vex.lz.f2.0f38.w1 f7 /r           ] ND,SM0,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 203) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHR, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55299, 62, 656},
    /*  39 : SHR reg64,reg64 [r+mv:      vex.lz.f2.0f38.w1 f7 /r           ] SM0,ND,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 203) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SHR, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55306, 63, 656},
    /*  40 : SHR reg8?,rm8,unity [vm-:      evex.nd1.nf.l0.m4.o8 d0 /5        ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d0) 215 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+23980, 37, 803},
    /*  41 : SHR rm8,unity [m-:      evex.nd0.nf.l0.m4.o8 d0 /5        ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d0) 205 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23989, 64, 803},
    /*  42 : SHR reg8?,unity [v+m-:      evex.nd1.nf.l0.m4.o8 d0 /5        ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d0) 205 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+23998, 65, 803},
    /*  43 : SHR reg16?,rm16,unity [vm-:      evex.nd1.nf.l0.m4.o16 d1 /5       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d1) 215 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+11713, 40, 804},
    /*  44 : SHR rm16,unity [m-:      evex.nd0.nf.l0.m4.o16 d1 /5       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d1) 205 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11723, 66, 804},
    /*  45 : SHR reg16?,unity [v+m-:      evex.nd1.nf.l0.m4.o16 d1 /5       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d1) 205 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11733, 67, 804},
    /*  46 : SHR reg32?,rm32,unity [vm-:      evex.nd1.nf.l0.m4.o32 d1 /5       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d1) 215 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+11743, 43, 805},
    /*  47 : SHR rm32,unity [m-:      evex.nd0.nf.l0.m4.o32 d1 /5       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d1) 205 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11753, 68, 805},
    /*  48 : SHR reg32?,unity [v+m-:      evex.nd1.nf.l0.m4.o32 d1 /5       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d1) 205 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11763, 69, 805},
    /*  49 : SHR reg64?,rm64,unity [vm-:      evex.nd1.nf.l0.m4.o64 d1 /5       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d1) 215 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+11773, 43, 806},
    /*  50 : SHR rm64,unity [m-:      evex.nd0.nf.l0.m4.o64 d1 /5       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d1) 205 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11783, 68, 806},
    /*  51 : SHR reg64?,unity [v+m-:      evex.nd1.nf.l0.m4.o64 d1 /5       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d1) 205 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11793, 69, 806},
    /*  52 : SHR reg8?,rm8,reg_cl [vm-:      evex.nd1.nf.l0.m4.o8 d2 /5        ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 215 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+24007, 37, 807},
    /*  53 : SHR rm8,reg_cl [m-:      evex.nd0.nf.l0.m4.o8 d2 /5        ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 205 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+24016, 64, 807},
    /*  54 : SHR reg8?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /5        ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 205 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+24025, 65, 807},
    /*  55 : SHR reg16?,rm16,reg_cl [vm-:      evex.nd1.nf.l0.m4.o16 d3 /5       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 215 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+11803, 40, 808},
    /*  56 : SHR rm16,reg_cl [m-:      evex.nd0.nf.l0.m4.o16 d3 /5       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 205 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11813, 66, 808},
    /*  57 : SHR reg16?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /5       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 205 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11823, 67, 808},
    /*  58 : SHR reg32?,rm32,reg_cl [vm-:      evex.nd1.nf.l0.m4.o32 d3 /5       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 215 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+11833, 43, 809},
    /*  59 : SHR rm32,reg_cl [m-:      evex.nd0.nf.l0.m4.o32 d3 /5       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 205 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11843, 68, 809},
    /*  60 : SHR reg32?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /5       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 205 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11853, 69, 809},
    /*  61 : SHR reg64?,rm64,reg_cl [vm-:      evex.nd1.nf.l0.m4.o64 d3 /5       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 215 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+11863, 43, 810},
    /*  62 : SHR rm64,reg_cl [m-:      evex.nd0.nf.l0.m4.o64 d3 /5       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 205 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11873, 68, 810},
    /*  63 : SHR reg64?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /5       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 205 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11883, 69, 810},
    /*  64 : SHR reg8?,rm8,reg_cx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /5        ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 215 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+24007, 37, 811},
    /*  65 : SHR rm8,reg_cx [m-:      evex.nd0.nf.l0.m4.o8 d2 /5        ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 205 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+24016, 64, 811},
    /*  66 : SHR reg8?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /5        ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 205 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+24025, 65, 811},
    /*  67 : SHR reg16?,rm16,reg_cx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /5       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 215 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+11803, 40, 812},
    /*  68 : SHR rm16,reg_cx [m-:      evex.nd0.nf.l0.m4.o16 d3 /5       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 205 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11813, 66, 812},
    /*  69 : SHR reg16?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /5       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 205 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11823, 67, 812},
    /*  70 : SHR reg32?,rm32,reg_cx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /5       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 215 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+11833, 43, 813},
    /*  71 : SHR rm32,reg_cx [m-:      evex.nd0.nf.l0.m4.o32 d3 /5       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 205 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11843, 68, 813},
    /*  72 : SHR reg32?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /5       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 205 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11853, 69, 813},
    /*  73 : SHR reg64?,rm64,reg_cx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /5       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 215 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+11863, 43, 814},
    /*  74 : SHR rm64,reg_cx [m-:      evex.nd0.nf.l0.m4.o64 d3 /5       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 205 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11873, 68, 814},
    /*  75 : SHR reg64?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /5       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 205 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11883, 69, 814},
    /*  76 : SHR reg8?,rm8,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /5        ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 215 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+24007, 37, 815},
    /*  77 : SHR rm8,reg_ecx [m-:      evex.nd0.nf.l0.m4.o8 d2 /5        ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 205 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+24016, 64, 815},
    /*  78 : SHR reg8?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /5        ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 205 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+24025, 65, 815},
    /*  79 : SHR reg16?,rm16,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /5       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 215 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+11803, 40, 816},
    /*  80 : SHR rm16,reg_ecx [m-:      evex.nd0.nf.l0.m4.o16 d3 /5       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 205 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11813, 66, 816},
    /*  81 : SHR reg16?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /5       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 205 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11823, 67, 816},
    /*  82 : SHR reg32?,rm32,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /5       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 215 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+11833, 43, 817},
    /*  83 : SHR rm32,reg_ecx [m-:      evex.nd0.nf.l0.m4.o32 d3 /5       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 205 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11843, 68, 817},
    /*  84 : SHR reg32?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /5       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 205 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11853, 69, 817},
    /*  85 : SHR reg64?,rm64,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /5       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 215 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+11863, 43, 818},
    /*  86 : SHR rm64,reg_ecx [m-:      evex.nd0.nf.l0.m4.o64 d3 /5       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 205 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11873, 68, 818},
    /*  87 : SHR reg64?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /5       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 205 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11883, 69, 818},
    /*  88 : SHR reg8?,rm8,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /5        ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 215 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+24007, 37, 819},
    /*  89 : SHR rm8,reg_rcx [m-:      evex.nd0.nf.l0.m4.o8 d2 /5        ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 205 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+24016, 64, 819},
    /*  90 : SHR reg8?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /5        ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 205 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+24025, 65, 819},
    /*  91 : SHR reg16?,rm16,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /5       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 215 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+11803, 40, 820},
    /*  92 : SHR rm16,reg_rcx [m-:      evex.nd0.nf.l0.m4.o16 d3 /5       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 205 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11813, 66, 820},
    /*  93 : SHR reg16?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /5       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 205 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11823, 67, 820},
    /*  94 : SHR reg32?,rm32,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /5       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 215 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+11833, 43, 821},
    /*  95 : SHR rm32,reg_rcx [m-:      evex.nd0.nf.l0.m4.o32 d3 /5       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 205 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11843, 68, 821},
    /*  96 : SHR reg32?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /5       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 205 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11853, 69, 821},
    /*  97 : SHR reg64?,rm64,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /5       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 215 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+11863, 43, 822},
    /*  98 : SHR rm64,reg_rcx [m-:      evex.nd0.nf.l0.m4.o64 d3 /5       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 205 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11873, 68, 822},
    /*  99 : SHR reg64?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /5       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 205 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+11883, 69, 822},
    /* 100 : SHR reg8?,rm8,imm8 [vmi:      evex.nd1.nf.l0.m4.o8 c0 /5 ib,u   ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(c0) 215 026 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+11893, 37, 823},
    /* 101 : SHR rm8,imm8 [mi:      evex.nd0.nf.l0.m4.o8 c0 /5 ib,u   ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(c0) 205 025 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+11903, 64, 823},
    /* 102 : SHR reg8?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o8 c0 /5 ib,u   ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(c0) 205 025 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+11913, 65, 823},
    /* 103 : SHR reg16?,rm16,imm8 [vmi:      evex.nd1.nf.l0.m4.o16 c1 /5 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(c1) 215 026 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+1905, 40, 824},
    /* 104 : SHR rm16,imm8 [mi:      evex.nd0.nf.l0.m4.o16 c1 /5 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(c1) 205 025 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1916, 66, 824},
    /* 105 : SHR reg16?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o16 c1 /5 ib,u  ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(c1) 205 025 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1927, 67, 824},
    /* 106 : SHR reg32?,rm32,imm8 [vmi:      evex.nd1.nf.l0.m4.o32 c1 /5 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(c1) 215 026 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+1938, 43, 825},
    /* 107 : SHR rm32,imm8 [mi:      evex.nd0.nf.l0.m4.o32 c1 /5 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(c1) 205 025 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1949, 68, 825},
    /* 108 : SHR reg32?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o32 c1 /5 ib,u  ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(c1) 205 025 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1960, 69, 825},
    /* 109 : SHR reg64?,rm64,imm8 [vmi:      evex.nd1.nf.l0.m4.o64 c1 /5 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(c1) 215 026 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+1971, 43, 826},
    /* 110 : SHR rm64,imm8 [mi:      evex.nd0.nf.l0.m4.o64 c1 /5 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(c1) 205 025 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1982, 68, 826},
    /* 111 : SHR reg64?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o64 c1 /5 ib,u  ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(c1) 205 025 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+1993, 69, 826},
    /* 112 : SHR reg32,rm32*,reg8 [rmv:      evex.lz.f2.0f38.w0 f7 /r          ] ND,SM0,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7f 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24124, 72, 892},
    /* 113 : SHR reg32,reg8 [r+mv:      evex.lz.f2.0f38.w0 f7 /r          ] SM0,ND,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7f 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS32,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+24133, 73, 892},
    /* 114 : SHR reg32,rm32*,reg16 [rmv:      evex.lz.f2.0f38.w0 f7 /r          ] ND,SM0,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7f 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+24124, 72, 896},
    /* 115 : SHR reg32,reg16 [r+mv:      evex.lz.f2.0f38.w0 f7 /r          ] SM0,ND,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7f 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS32,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+24133, 73, 896},
    /* 116 : SHR reg32,rm32*,reg32 [rmv:      evex.lz.f2.0f38.w0 f7 /r          ] ND,SM0,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7f 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24124, 72, 900},
    /* 117 : SHR reg32,reg32 [r+mv:      evex.lz.f2.0f38.w0 f7 /r          ] SM0,ND,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7f 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24133, 73, 900},
    /* 118 : SHR reg32,rm32*,reg64 [rmv:      evex.lz.f2.0f38.w0 f7 /r          ] ND,SM0,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7f 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24124, 72, 904},
    /* 119 : SHR reg32,reg64 [r+mv:      evex.lz.f2.0f38.w0 f7 /r          ] ND,SM0,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7f 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS32,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24133, 73, 904},
    /* 120 : SHR reg64,rm64*,reg8 [rmv:      evex.lz.f2.0f38.w1 f7 /r          ] SM0,ND,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 ff 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24178, 72, 910},
    /* 121 : SHR reg64,reg8 [r+mv:      evex.lz.f2.0f38.w1 f7 /r          ] ND,SM0,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 ff 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS64,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+24187, 73, 910},
    /* 122 : SHR reg64,rm64*,reg16 [rmv:      evex.lz.f2.0f38.w1 f7 /r          ] ND,SM0,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 ff 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+24178, 72, 914},
    /* 123 : SHR reg64,reg16 [r+mv:      evex.lz.f2.0f38.w1 f7 /r          ] SM0,ND,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 ff 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS64,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+24187, 73, 914},
    /* 124 : SHR reg64,rm64*,reg32 [rmv:      evex.lz.f2.0f38.w1 f7 /r          ] SM0,ND,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 ff 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24178, 72, 918},
    /* 125 : SHR reg64,reg32 [r+mv:      evex.lz.f2.0f38.w1 f7 /r          ] SM0,ND,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 ff 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS64,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24187, 73, 918},
    /* 126 : SHR reg64,rm64*,reg64 [rmv:      evex.lz.f2.0f38.w1 f7 /r          ] SM0,ND,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 ff 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24178, 72, 922},
    /* 127 : SHR reg64,reg64 [r+mv:      evex.lz.f2.0f38.w1 f7 /r          ] SM0,ND,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 ff 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHR, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24187, 73, 922},
    /* 128 : SHR kreg8,kreg8,imm8 [rmi:      vex.l0.66.0f3a.w0 30 /r ib       ] SM0,ND,SM1,ZU,FL,AVX512DQ,FUTURE */
        /* 270(003 001) 001(30) 110 022 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_SHR, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54747, 516, 4644},
    /* 129 : SHR kreg8,kreg8,imm8 [rmi:      evex.l0.66.0f3a.w0 30 /r ib       ] SM0,ND,SM1,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(30) 110 022 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_SHR, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18093, 517, 4644},
    /* 130 : SHR kreg16,kreg16,imm8 [rmi:      vex.l0.66.0f3a.w1 30 /r ib       ] SM0,ND,SM1,ZU,FL,AVX512F,FUTURE */
        /* 270(003 201) 001(30) 110 022 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512F,FUTURE */
        {I_SHR, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54755, 528, 4645},
    /* 131 : SHR kreg16,kreg16,imm8 [rmi:      evex.l0.66.0f3a.w1 30 /r ib       ] SM0,ND,SM1,ZU,FL,AVX512F,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(30) 110 022 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_SHR, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18103, 529, 4645},
    /* 132 : SHR kreg32,kreg32,imm8 [rmi:      vex.l0.66.0f3a.w0 31 /r ib       ] ND,SM0-1,ZU,FL,AVX512BW,FUTURE */
        /* 270(003 001) 001(31) 110 022 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_SHR, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54763, 520, 4646},
    /* 133 : SHR kreg32,kreg32,imm8 [rmi:      evex.l0.66.0f3a.w0 31 /r ib       ] ND,SM0-1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(31) 110 022 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_SHR, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18113, 521, 4646},
    /* 134 : SHR kreg64,kreg64,imm8 [rmi:      vex.l0.66.0f3a.w1 31 /r ib       ] SM0,ND,SM1,ZU,FL,AVX512BW,FUTURE */
        /* 270(003 201) 001(31) 110 022 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_SHR, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54771, 520, 4647},
    /* 135 : SHR kreg64,kreg64,imm8 [rmi:      evex.l0.66.0f3a.w1 31 /r ib       ] SM0,ND,SM1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(31) 110 022 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_SHR, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18123, 521, 4647},
};

static const struct itemplate instrux_SAR[128] = {
    /*   0 : SAR rm8,unity [m-:       o8 d0 /7                          ] FL,8086 */
        /* 001(d0) 207 : FL,8086 */
        {I_SAR, 2, {RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+24057, 56, 559},
    /*   1 : SAR rm16,unity [m-:       o16 d1 /7                         ] FL,8086 */
        /* 320 001(d1) 207 : FL,8086 */
        {I_SAR, 2, {RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11948, 56, 560},
    /*   2 : SAR rm32,unity [m-:       o32 d1 /7                         ] FL,386 */
        /* 321 001(d1) 207 : FL,386 */
        {I_SAR, 2, {RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11978, 57, 561},
    /*   3 : SAR rm64,unity [m-:       o64 d1 /7                         ] LONG,FL,PROT,X86_64 */
        /* 324 001(d1) 207 : LONG,FL,PROT,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+12008, 58, 562},
    /*   4 : SAR rm8,reg_cl [m-:       o8 d2 /7                          ] FL,8086 */
        /* 001(d2) 207 : FL,8086 */
        {I_SAR, 2, {RM_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+24084, 56, 563},
    /*   5 : SAR rm16,reg_cl [m-:       o16 d3 /7                         ] FL,8086 */
        /* 320 001(d3) 207 : FL,8086 */
        {I_SAR, 2, {RM_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+12038, 56, 564},
    /*   6 : SAR rm32,reg_cl [m-:       o32 d3 /7                         ] FL,386 */
        /* 321 001(d3) 207 : FL,386 */
        {I_SAR, 2, {RM_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+12068, 57, 565},
    /*   7 : SAR rm64,reg_cl [m-:       o64 d3 /7                         ] LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 207 : LONG,FL,PROT,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+12098, 58, 566},
    /*   8 : SAR rm8,reg_cx [m-:       o8 d2 /7                          ] ND,FL,8086 */
        /* 001(d2) 207 : FL,8086 */
        {I_SAR, 2, {RM_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+24084, 56, 567},
    /*   9 : SAR rm16,reg_cx [m-:       o16 d3 /7                         ] ND,FL,8086 */
        /* 320 001(d3) 207 : FL,8086 */
        {I_SAR, 2, {RM_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12038, 56, 568},
    /*  10 : SAR rm32,reg_cx [m-:       o32 d3 /7                         ] ND,FL,386 */
        /* 321 001(d3) 207 : FL,386 */
        {I_SAR, 2, {RM_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12068, 57, 569},
    /*  11 : SAR rm64,reg_cx [m-:       o64 d3 /7                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 207 : LONG,FL,PROT,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12098, 58, 570},
    /*  12 : SAR rm8,reg_ecx [m-:       o8 d2 /7                          ] ND,FL,8086 */
        /* 001(d2) 207 : FL,8086 */
        {I_SAR, 2, {RM_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+24084, 56, 571},
    /*  13 : SAR rm16,reg_ecx [m-:       o16 d3 /7                         ] ND,FL,8086 */
        /* 320 001(d3) 207 : FL,8086 */
        {I_SAR, 2, {RM_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12038, 56, 572},
    /*  14 : SAR rm32,reg_ecx [m-:       o32 d3 /7                         ] ND,FL,386 */
        /* 321 001(d3) 207 : FL,386 */
        {I_SAR, 2, {RM_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12068, 57, 573},
    /*  15 : SAR rm64,reg_ecx [m-:       o64 d3 /7                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 207 : LONG,FL,PROT,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12098, 58, 574},
    /*  16 : SAR rm8,reg_rcx [m-:       o8 d2 /7                          ] ND,FL,8086 */
        /* 001(d2) 207 : FL,8086 */
        {I_SAR, 2, {RM_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+24084, 56, 575},
    /*  17 : SAR rm16,reg_rcx [m-:       o16 d3 /7                         ] ND,FL,8086 */
        /* 320 001(d3) 207 : FL,8086 */
        {I_SAR, 2, {RM_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12038, 56, 576},
    /*  18 : SAR rm32,reg_rcx [m-:       o32 d3 /7                         ] ND,FL,386 */
        /* 321 001(d3) 207 : FL,386 */
        {I_SAR, 2, {RM_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12068, 57, 577},
    /*  19 : SAR rm64,reg_rcx [m-:       o64 d3 /7                         ] ND,LONG,FL,PROT,X86_64 */
        /* 324 001(d3) 207 : LONG,FL,PROT,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12098, 58, 578},
    /*  20 : SAR rm8,imm8 [mi:       o8 c0 /7 ib,u                     ] FL,186 */
        /* 001(c0) 207 025 : FL,186 */
        {I_SAR, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+12128, 59, 579},
    /*  21 : SAR rm16,imm8 [mi:       o16 c1 /7 ib,u                    ] FL,186 */
        /* 320 001(c1) 207 025 : FL,186 */
        {I_SAR, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+2031, 59, 580},
    /*  22 : SAR rm32,imm8 [mi:       o32 c1 /7 ib,u                    ] FL,386 */
        /* 321 001(c1) 207 025 : FL,386 */
        {I_SAR, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+2064, 57, 581},
    /*  23 : SAR rm64,imm8 [mi:       o64 c1 /7 ib,u                    ] LONG,FL,PROT,X86_64 */
        /* 324 001(c1) 207 025 : LONG,FL,PROT,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+2097, 58, 582},
    /*  24 : SAR reg32,rm32*,reg8 [rmv:      vex.lz.f3.0f38.w0 f7 /r           ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 002) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAR, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55243, 62, 625},
    /*  25 : SAR reg32,reg8 [r+mv:      vex.lz.f3.0f38.w0 f7 /r           ] ND,SM0,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 002) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAR, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55250, 63, 625},
    /*  26 : SAR reg32,rm32*,reg16 [rmv:      vex.lz.f3.0f38.w0 f7 /r           ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 002) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAR, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55243, 62, 629},
    /*  27 : SAR reg32,reg16 [r+mv:      vex.lz.f3.0f38.w0 f7 /r           ] ND,SM0,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 002) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAR, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55250, 63, 629},
    /*  28 : SAR reg32,rm32*,reg32 [rmv:      vex.lz.f3.0f38.w0 f7 /r           ] ND,SM0,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 002) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAR, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55243, 62, 633},
    /*  29 : SAR reg32,reg32 [r+mv:      vex.lz.f3.0f38.w0 f7 /r           ] ND,SM0,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 002) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAR, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55250, 63, 633},
    /*  30 : SAR reg32,rm32*,reg64 [rmv:      vex.lz.f3.0f38.w0 f7 /r           ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 002) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAR, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55243, 62, 637},
    /*  31 : SAR reg32,reg64 [r+mv:      vex.lz.f3.0f38.w0 f7 /r           ] SM0,ND,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 002) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAR, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55250, 63, 637},
    /*  32 : SAR reg64,rm64*,reg8 [rmv:      vex.lz.f3.0f38.w1 f7 /r           ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 202) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAR, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55285, 62, 643},
    /*  33 : SAR reg64,reg8 [r+mv:      vex.lz.f3.0f38.w1 f7 /r           ] ND,SM0,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 202) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAR, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55292, 63, 643},
    /*  34 : SAR reg64,rm64*,reg16 [rmv:      vex.lz.f3.0f38.w1 f7 /r           ] SM0,ND,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 202) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAR, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55285, 62, 647},
    /*  35 : SAR reg64,reg16 [r+mv:      vex.lz.f3.0f38.w1 f7 /r           ] ND,SM0,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 202) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAR, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55292, 63, 647},
    /*  36 : SAR reg64,rm64*,reg32 [rmv:      vex.lz.f3.0f38.w1 f7 /r           ] ND,SM0,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 202) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAR, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55285, 62, 651},
    /*  37 : SAR reg64,reg32 [r+mv:      vex.lz.f3.0f38.w1 f7 /r           ] SM0,ND,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 202) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAR, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55292, 63, 651},
    /*  38 : SAR reg64,rm64*,reg64 [rmv:      vex.lz.f3.0f38.w1 f7 /r           ] ND,SM0,SM1,OPT,NF,NF_R,BMI2,FUTURE */
        /* 262(002 202) 001(f7) 110 : SM0,SM1,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAR, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55285, 62, 655},
    /*  39 : SAR reg64,reg64 [r+mv:      vex.lz.f3.0f38.w1 f7 /r           ] ND,SM0,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 202) 001(f7) 100 : SM0,OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_SAR, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55292, 63, 655},
    /*  40 : SAR reg8?,rm8,unity [vm-:      evex.nd1.nf.l0.m4.o8 d0 /7        ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d0) 217 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+24034, 37, 827},
    /*  41 : SAR rm8,unity [m-:      evex.nd0.nf.l0.m4.o8 d0 /7        ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d0) 207 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+24043, 64, 827},
    /*  42 : SAR reg8?,unity [v+m-:      evex.nd1.nf.l0.m4.o8 d0 /7        ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d0) 207 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS8,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+24052, 65, 827},
    /*  43 : SAR reg16?,rm16,unity [vm-:      evex.nd1.nf.l0.m4.o16 d1 /7       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d1) 217 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+11923, 40, 828},
    /*  44 : SAR rm16,unity [m-:      evex.nd0.nf.l0.m4.o16 d1 /7       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d1) 207 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11933, 66, 828},
    /*  45 : SAR reg16?,unity [v+m-:      evex.nd1.nf.l0.m4.o16 d1 /7       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d1) 207 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS16,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11943, 67, 828},
    /*  46 : SAR reg32?,rm32,unity [vm-:      evex.nd1.nf.l0.m4.o32 d1 /7       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d1) 217 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+11953, 43, 829},
    /*  47 : SAR rm32,unity [m-:      evex.nd0.nf.l0.m4.o32 d1 /7       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d1) 207 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11963, 68, 829},
    /*  48 : SAR reg32?,unity [v+m-:      evex.nd1.nf.l0.m4.o32 d1 /7       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d1) 207 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS32,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11973, 69, 829},
    /*  49 : SAR reg64?,rm64,unity [vm-:      evex.nd1.nf.l0.m4.o64 d1 /7       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d1) 217 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+11983, 43, 830},
    /*  50 : SAR rm64,unity [m-:      evex.nd0.nf.l0.m4.o64 d1 /7       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d1) 207 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+11993, 68, 830},
    /*  51 : SAR reg64?,unity [v+m-:      evex.nd1.nf.l0.m4.o64 d1 /7       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d1) 207 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS64,UNITY|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+12003, 69, 830},
    /*  52 : SAR reg8?,rm8,reg_cl [vm-:      evex.nd1.nf.l0.m4.o8 d2 /7        ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 217 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+24061, 37, 831},
    /*  53 : SAR rm8,reg_cl [m-:      evex.nd0.nf.l0.m4.o8 d2 /7        ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 207 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+24070, 64, 831},
    /*  54 : SAR reg8?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /7        ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 207 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS8,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+24079, 65, 831},
    /*  55 : SAR reg16?,rm16,reg_cl [vm-:      evex.nd1.nf.l0.m4.o16 d3 /7       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 217 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+12013, 40, 832},
    /*  56 : SAR rm16,reg_cl [m-:      evex.nd0.nf.l0.m4.o16 d3 /7       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 207 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+12023, 66, 832},
    /*  57 : SAR reg16?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /7       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 207 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS16,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+12033, 67, 832},
    /*  58 : SAR reg32?,rm32,reg_cl [vm-:      evex.nd1.nf.l0.m4.o32 d3 /7       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 217 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+12043, 43, 833},
    /*  59 : SAR rm32,reg_cl [m-:      evex.nd0.nf.l0.m4.o32 d3 /7       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 207 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+12053, 68, 833},
    /*  60 : SAR reg32?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /7       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 207 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS32,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+12063, 69, 833},
    /*  61 : SAR reg64?,rm64,reg_cl [vm-:      evex.nd1.nf.l0.m4.o64 d3 /7       ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 217 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+12073, 43, 834},
    /*  62 : SAR rm64,reg_cl [m-:      evex.nd0.nf.l0.m4.o64 d3 /7       ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 207 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+12083, 68, 834},
    /*  63 : SAR reg64?,reg_cl [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /7       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 207 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS64,REG_CL,0,0,0}, NO_DECORATOR, nasm_bytecodes+12093, 69, 834},
    /*  64 : SAR reg8?,rm8,reg_cx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /7        ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 217 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+24061, 37, 835},
    /*  65 : SAR rm8,reg_cx [m-:      evex.nd0.nf.l0.m4.o8 d2 /7        ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 207 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+24070, 64, 835},
    /*  66 : SAR reg8?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /7        ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 207 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS8,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+24079, 65, 835},
    /*  67 : SAR reg16?,rm16,reg_cx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /7       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 217 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+12013, 40, 836},
    /*  68 : SAR rm16,reg_cx [m-:      evex.nd0.nf.l0.m4.o16 d3 /7       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 207 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12023, 66, 836},
    /*  69 : SAR reg16?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /7       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 207 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS16,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12033, 67, 836},
    /*  70 : SAR reg32?,rm32,reg_cx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /7       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 217 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+12043, 43, 837},
    /*  71 : SAR rm32,reg_cx [m-:      evex.nd0.nf.l0.m4.o32 d3 /7       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 207 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12053, 68, 837},
    /*  72 : SAR reg32?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /7       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 207 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS32,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12063, 69, 837},
    /*  73 : SAR reg64?,rm64,reg_cx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /7       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 217 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_CX,0,0}, NO_DECORATOR, nasm_bytecodes+12073, 43, 838},
    /*  74 : SAR rm64,reg_cx [m-:      evex.nd0.nf.l0.m4.o64 d3 /7       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 207 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12083, 68, 838},
    /*  75 : SAR reg64?,reg_cx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /7       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 207 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS64,REG_CX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12093, 69, 838},
    /*  76 : SAR reg8?,rm8,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /7        ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 217 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+24061, 37, 839},
    /*  77 : SAR rm8,reg_ecx [m-:      evex.nd0.nf.l0.m4.o8 d2 /7        ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 207 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+24070, 64, 839},
    /*  78 : SAR reg8?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /7        ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 207 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS8,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+24079, 65, 839},
    /*  79 : SAR reg16?,rm16,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /7       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 217 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+12013, 40, 840},
    /*  80 : SAR rm16,reg_ecx [m-:      evex.nd0.nf.l0.m4.o16 d3 /7       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 207 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12023, 66, 840},
    /*  81 : SAR reg16?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /7       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 207 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS16,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12033, 67, 840},
    /*  82 : SAR reg32?,rm32,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /7       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 217 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+12043, 43, 841},
    /*  83 : SAR rm32,reg_ecx [m-:      evex.nd0.nf.l0.m4.o32 d3 /7       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 207 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12053, 68, 841},
    /*  84 : SAR reg32?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /7       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 207 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS32,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12063, 69, 841},
    /*  85 : SAR reg64?,rm64,reg_ecx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /7       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 217 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_ECX,0,0}, NO_DECORATOR, nasm_bytecodes+12073, 43, 842},
    /*  86 : SAR rm64,reg_ecx [m-:      evex.nd0.nf.l0.m4.o64 d3 /7       ] SM0,ND,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 207 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12083, 68, 842},
    /*  87 : SAR reg64?,reg_ecx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /7       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 207 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS64,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12093, 69, 842},
    /*  88 : SAR reg8?,rm8,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o8 d2 /7        ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 217 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+24061, 37, 843},
    /*  89 : SAR rm8,reg_rcx [m-:      evex.nd0.nf.l0.m4.o8 d2 /7        ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(d2) 207 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+24070, 64, 843},
    /*  90 : SAR reg8?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o8 d2 /7        ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(d2) 207 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS8,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+24079, 65, 843},
    /*  91 : SAR reg16?,rm16,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o16 d3 /7       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 217 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+12013, 40, 844},
    /*  92 : SAR rm16,reg_rcx [m-:      evex.nd0.nf.l0.m4.o16 d3 /7       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(d3) 207 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12023, 66, 844},
    /*  93 : SAR reg16?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o16 d3 /7       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(d3) 207 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS16,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12033, 67, 844},
    /*  94 : SAR reg32?,rm32,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o32 d3 /7       ] SM0,ND,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 217 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+12043, 43, 845},
    /*  95 : SAR rm32,reg_rcx [m-:      evex.nd0.nf.l0.m4.o32 d3 /7       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(d3) 207 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12053, 68, 845},
    /*  96 : SAR reg32?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o32 d3 /7       ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(d3) 207 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS32,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12063, 69, 845},
    /*  97 : SAR reg64?,rm64,reg_rcx [vm-:      evex.nd1.nf.l0.m4.o64 d3 /7       ] ND,SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 217 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_RCX,0,0}, NO_DECORATOR, nasm_bytecodes+12073, 43, 846},
    /*  98 : SAR rm64,reg_rcx [m-:      evex.nd0.nf.l0.m4.o64 d3 /7       ] ND,SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(d3) 207 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12083, 68, 846},
    /*  99 : SAR reg64?,reg_rcx [v+m-:      evex.nd1.nf.l0.m4.o64 d3 /7       ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(d3) 207 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS64,REG_RCX,0,0,0}, NO_DECORATOR, nasm_bytecodes+12093, 69, 846},
    /* 100 : SAR reg8?,rm8,imm8 [vmi:      evex.nd1.nf.l0.m4.o8 c0 /7 ib,u   ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(c0) 217 026 : SM0,SM1,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS8,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+12103, 37, 847},
    /* 101 : SAR rm8,imm8 [mi:      evex.nd0.nf.l0.m4.o8 c0 /7 ib,u   ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(c0) 207 025 : SM0,NF,NF_E,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+12113, 64, 847},
    /* 102 : SAR reg8?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o8 c0 /7 ib,u   ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(c0) 207 025 : SM0,NF,NF_E,ZU,WIG,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS8,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+12123, 65, 847},
    /* 103 : SAR reg16?,rm16,imm8 [vmi:      evex.nd1.nf.l0.m4.o16 c1 /7 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(c1) 217 026 : SM0,SM1,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS16,RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+2004, 40, 848},
    /* 104 : SAR rm16,imm8 [mi:      evex.nd0.nf.l0.m4.o16 c1 /7 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(c1) 207 025 : SM0,NF,NF_E,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+2015, 66, 848},
    /* 105 : SAR reg16?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o16 c1 /7 ib,u  ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(c1) 207 025 : SM0,NF,NF_E,ZU,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+2026, 67, 848},
    /* 106 : SAR reg32?,rm32,imm8 [vmi:      evex.nd1.nf.l0.m4.o32 c1 /7 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(c1) 217 026 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+2037, 43, 849},
    /* 107 : SAR rm32,imm8 [mi:      evex.nd0.nf.l0.m4.o32 c1 /7 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(c1) 207 025 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+2048, 68, 849},
    /* 108 : SAR reg32?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o32 c1 /7 ib,u  ] SM0,ND,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(c1) 207 025 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+2059, 69, 849},
    /* 109 : SAR reg64?,rm64,imm8 [vmi:      evex.nd1.nf.l0.m4.o64 c1 /7 ib,u  ] SM0,SM1,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(c1) 217 026 : SM0,SM1,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+2070, 43, 850},
    /* 110 : SAR rm64,imm8 [mi:      evex.nd0.nf.l0.m4.o64 c1 /7 ib,u  ] SM0,NF,LONG,FL,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(c1) 207 025 : SM0,NF,NF_E,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+2081, 68, 850},
    /* 111 : SAR reg64?,imm8 [v+mi:      evex.nd1.nf.l0.m4.o64 c1 /7 ib,u  ] ND,SM0,NF,ZU,LONG,FL,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(c1) 207 025 : SM0,NF,NF_E,ZU,WW,LONG,FL,EVEX,PROT,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+2092, 69, 850},
    /* 112 : SAR reg32,rm32*,reg8 [rmv:      evex.lz.f3.0f38.w0 f7 /r          ] ND,SM0,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7e 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24106, 72, 891},
    /* 113 : SAR reg32,reg8 [r+mv:      evex.lz.f3.0f38.w0 f7 /r          ] ND,SM0,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7e 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS32,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+24115, 73, 891},
    /* 114 : SAR reg32,rm32*,reg16 [rmv:      evex.lz.f3.0f38.w0 f7 /r          ] ND,SM0,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7e 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+24106, 72, 895},
    /* 115 : SAR reg32,reg16 [r+mv:      evex.lz.f3.0f38.w0 f7 /r          ] SM0,ND,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7e 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS32,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+24115, 73, 895},
    /* 116 : SAR reg32,rm32*,reg32 [rmv:      evex.lz.f3.0f38.w0 f7 /r          ] ND,SM0,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7e 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24106, 72, 899},
    /* 117 : SAR reg32,reg32 [r+mv:      evex.lz.f3.0f38.w0 f7 /r          ] SM0,ND,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7e 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24115, 73, 899},
    /* 118 : SAR reg32,rm32*,reg64 [rmv:      evex.lz.f3.0f38.w0 f7 /r          ] SM0,ND,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7e 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24106, 72, 903},
    /* 119 : SAR reg32,reg64 [r+mv:      evex.lz.f3.0f38.w0 f7 /r          ] ND,SM0,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7e 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS32,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24115, 73, 903},
    /* 120 : SAR reg64,rm64*,reg8 [rmv:      evex.lz.f3.0f38.w1 f7 /r          ] SM0,ND,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fe 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24160, 72, 909},
    /* 121 : SAR reg64,reg8 [r+mv:      evex.lz.f3.0f38.w1 f7 /r          ] ND,SM0,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fe 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS64,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+24169, 73, 909},
    /* 122 : SAR reg64,rm64*,reg16 [rmv:      evex.lz.f3.0f38.w1 f7 /r          ] SM0,ND,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fe 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+24160, 72, 913},
    /* 123 : SAR reg64,reg16 [r+mv:      evex.lz.f3.0f38.w1 f7 /r          ] ND,SM0,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fe 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS64,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+24169, 73, 913},
    /* 124 : SAR reg64,rm64*,reg32 [rmv:      evex.lz.f3.0f38.w1 f7 /r          ] ND,SM0,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fe 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24160, 72, 917},
    /* 125 : SAR reg64,reg32 [r+mv:      evex.lz.f3.0f38.w1 f7 /r          ] ND,SM0,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fe 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS64,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24169, 73, 917},
    /* 126 : SAR reg64,rm64*,reg64 [rmv:      evex.lz.f3.0f38.w1 f7 /r          ] ND,SM0,SM1,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fe 08) 300 001(f7) 110 : SM0,SM1,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24160, 72, 921},
    /* 127 : SAR reg64,reg64 [r+mv:      evex.lz.f3.0f38.w1 f7 /r          ] SM0,ND,OPT,NF,NF_R,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fe 08) 300 001(f7) 100 : SM0,OPT,NF,NF_R,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SAR, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24169, 73, 921},
};

static const struct itemplate instrux_RORX[4] = {
    /*   0 : RORX reg32,rm32,imm8 [rmi:      vex.lz.f2.0f3a.w0 f0 /r ib        ] SM0-1,BMI2,FUTURE */
        /* 270(003 003) 001(f0) 110 022 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_RORX, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51259, 60, 585},
    /*   1 : RORX reg64,rm64,imm8 [rmi:      vex.lz.f2.0f3a.w1 f0 /r ib        ] SM0-1,BMI2,FUTURE */
        /* 270(003 203) 001(f0) 110 022 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_RORX, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51267, 60, 603},
    /*   2 : RORX reg32,rm32,imm8 [rmi:      evex.lz.f2.0f3a.w0 f0 /r ib       ] SM0-1,LONG,PROT,BMI2,APX,X86_64 */
        /* 250(f3 7f 08) 300 001(f0) 110 022 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_RORX, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+12133, 70, 851},
    /*   3 : RORX reg64,rm64,imm8 [rmi:      evex.lz.f2.0f3a.w1 f0 /r ib       ] SM0-1,LONG,PROT,BMI2,APX,X86_64 */
        /* 250(f3 ff 08) 300 001(f0) 110 022 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_RORX, 3, {REG_GPR|BITS64,RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+12143, 70, 869},
};

static const struct itemplate instrux_ROLX[4] = {
    /*   0 : ROLX reg32,rm32,imm_known8 [rmi:      vex.lz.f2.0f3a.w0 f0 /r ib^1f     ] SM0-1,BMI2,FUTURE */
        /* 270(003 003) 001(f0) 110 306 000 037 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_ROLX, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,IMM_KNOWN|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+10643, 60, 586},
    /*   1 : ROLX reg64,rm64,imm_known8 [rmi:      vex.lz.f2.0f3a.w1 f0 /r ib^3f     ] SM0-1,BMI2,FUTURE */
        /* 270(003 203) 001(f0) 110 306 000 077 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_ROLX, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,IMM_KNOWN|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+10653, 60, 604},
    /*   2 : ROLX reg32,rm32,imm_known8 [rmi:      evex.lz.f2.0f3a.w0 f0 /r ib^1f    ] SM0-1,LONG,PROT,BMI2,APX,X86_64 */
        /* 250(f3 7f 08) 300 001(f0) 110 306 000 037 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_ROLX, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_KNOWN|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+0, 70, 852},
    /*   3 : ROLX reg64,rm64,imm_known8 [rmi:      evex.lz.f2.0f3a.w1 f0 /r ib^3f    ] SM0-1,LONG,PROT,BMI2,APX,X86_64 */
        /* 250(f3 ff 08) 300 001(f0) 110 306 000 077 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_ROLX, 3, {REG_GPR|BITS64,RM_GPR|BITS64,IMM_KNOWN|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+12, 70, 870},
};

static const struct itemplate instrux_SHLX[32] = {
    /*   0 : SHLX reg32,rm32*,reg8 [rmv:      vex.lz.66.0f38.w0 f7 /r           ] SM0,ND,SM1,BMI2,FUTURE */
        /* 262(002 001) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SHLX, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55229, 60, 587},
    /*   1 : SHLX reg32,reg8 [r+mv:      vex.lz.66.0f38.w0 f7 /r           ] ND,SM0,BMI2,FUTURE */
        /* 261(002 001) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SHLX, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55236, 61, 587},
    /*   2 : SHLX reg32,rm32*,reg16 [rmv:      vex.lz.66.0f38.w0 f7 /r           ] SM0,ND,SM1,BMI2,FUTURE */
        /* 262(002 001) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SHLX, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55229, 60, 591},
    /*   3 : SHLX reg32,reg16 [r+mv:      vex.lz.66.0f38.w0 f7 /r           ] SM0,ND,BMI2,FUTURE */
        /* 261(002 001) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SHLX, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55236, 61, 591},
    /*   4 : SHLX reg32,rm32*,reg32 [rmv:      vex.lz.66.0f38.w0 f7 /r           ] SM0,SM1,BMI2,FUTURE */
        /* 262(002 001) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SHLX, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55229, 60, 595},
    /*   5 : SHLX reg32,reg32 [r+mv:      vex.lz.66.0f38.w0 f7 /r           ] ND,SM0,BMI2,FUTURE */
        /* 261(002 001) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SHLX, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55236, 61, 595},
    /*   6 : SHLX reg32,rm32*,reg64 [rmv:      vex.lz.66.0f38.w0 f7 /r           ] SM0,ND,SM1,BMI2,FUTURE */
        /* 262(002 001) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SHLX, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55229, 60, 599},
    /*   7 : SHLX reg32,reg64 [r+mv:      vex.lz.66.0f38.w0 f7 /r           ] ND,SM0,BMI2,FUTURE */
        /* 261(002 001) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SHLX, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55236, 61, 599},
    /*   8 : SHLX reg64,rm64*,reg8 [rmv:      vex.lz.66.0f38.w1 f7 /r           ] SM0,ND,SM1,BMI2,FUTURE */
        /* 262(002 201) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SHLX, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55271, 60, 605},
    /*   9 : SHLX reg64,reg8 [r+mv:      vex.lz.66.0f38.w1 f7 /r           ] SM0,ND,BMI2,FUTURE */
        /* 261(002 201) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SHLX, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55278, 61, 605},
    /*  10 : SHLX reg64,rm64*,reg16 [rmv:      vex.lz.66.0f38.w1 f7 /r           ] SM0,ND,SM1,BMI2,FUTURE */
        /* 262(002 201) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SHLX, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55271, 60, 609},
    /*  11 : SHLX reg64,reg16 [r+mv:      vex.lz.66.0f38.w1 f7 /r           ] SM0,ND,BMI2,FUTURE */
        /* 261(002 201) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SHLX, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55278, 61, 609},
    /*  12 : SHLX reg64,rm64*,reg32 [rmv:      vex.lz.66.0f38.w1 f7 /r           ] SM0,ND,SM1,BMI2,FUTURE */
        /* 262(002 201) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SHLX, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55271, 60, 613},
    /*  13 : SHLX reg64,reg32 [r+mv:      vex.lz.66.0f38.w1 f7 /r           ] SM0,ND,BMI2,FUTURE */
        /* 261(002 201) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SHLX, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55278, 61, 613},
    /*  14 : SHLX reg64,rm64*,reg64 [rmv:      vex.lz.66.0f38.w1 f7 /r           ] SM0,SM1,BMI2,FUTURE */
        /* 262(002 201) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SHLX, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55271, 60, 617},
    /*  15 : SHLX reg64,reg64 [r+mv:      vex.lz.66.0f38.w1 f7 /r           ] SM0,ND,BMI2,FUTURE */
        /* 261(002 201) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SHLX, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55278, 61, 617},
    /*  16 : SHLX reg32,rm32*,reg8 [rmv:      evex.lz.66.0f38.w0 f7 /r          ] SM0,ND,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHLX, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24088, 70, 853},
    /*  17 : SHLX reg32,reg8 [r+mv:      evex.lz.66.0f38.w0 f7 /r          ] SM0,ND,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7d 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHLX, 2, {REG_GPR|BITS32,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+24097, 71, 853},
    /*  18 : SHLX reg32,rm32*,reg16 [rmv:      evex.lz.66.0f38.w0 f7 /r          ] SM0,ND,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHLX, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+24088, 70, 857},
    /*  19 : SHLX reg32,reg16 [r+mv:      evex.lz.66.0f38.w0 f7 /r          ] SM0,ND,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7d 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHLX, 2, {REG_GPR|BITS32,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+24097, 71, 857},
    /*  20 : SHLX reg32,rm32*,reg32 [rmv:      evex.lz.66.0f38.w0 f7 /r          ] SM0,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHLX, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24088, 70, 861},
    /*  21 : SHLX reg32,reg32 [r+mv:      evex.lz.66.0f38.w0 f7 /r          ] SM0,ND,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7d 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHLX, 2, {REG_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24097, 71, 861},
    /*  22 : SHLX reg32,rm32*,reg64 [rmv:      evex.lz.66.0f38.w0 f7 /r          ] SM0,ND,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHLX, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24088, 70, 865},
    /*  23 : SHLX reg32,reg64 [r+mv:      evex.lz.66.0f38.w0 f7 /r          ] ND,SM0,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7d 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHLX, 2, {REG_GPR|BITS32,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24097, 71, 865},
    /*  24 : SHLX reg64,rm64*,reg8 [rmv:      evex.lz.66.0f38.w1 f7 /r          ] ND,SM0,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHLX, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24142, 70, 871},
    /*  25 : SHLX reg64,reg8 [r+mv:      evex.lz.66.0f38.w1 f7 /r          ] ND,SM0,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fd 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHLX, 2, {REG_GPR|BITS64,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+24151, 71, 871},
    /*  26 : SHLX reg64,rm64*,reg16 [rmv:      evex.lz.66.0f38.w1 f7 /r          ] SM0,ND,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHLX, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+24142, 70, 875},
    /*  27 : SHLX reg64,reg16 [r+mv:      evex.lz.66.0f38.w1 f7 /r          ] SM0,ND,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fd 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHLX, 2, {REG_GPR|BITS64,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+24151, 71, 875},
    /*  28 : SHLX reg64,rm64*,reg32 [rmv:      evex.lz.66.0f38.w1 f7 /r          ] ND,SM0,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHLX, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24142, 70, 879},
    /*  29 : SHLX reg64,reg32 [r+mv:      evex.lz.66.0f38.w1 f7 /r          ] ND,SM0,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fd 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHLX, 2, {REG_GPR|BITS64,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24151, 71, 879},
    /*  30 : SHLX reg64,rm64*,reg64 [rmv:      evex.lz.66.0f38.w1 f7 /r          ] SM0,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHLX, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24142, 70, 883},
    /*  31 : SHLX reg64,reg64 [r+mv:      evex.lz.66.0f38.w1 f7 /r          ] SM0,ND,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fd 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHLX, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24151, 71, 883},
};

static const struct itemplate instrux_SALX[32] = {
    /*   0 : SALX reg32,rm32*,reg8 [rmv:      vex.lz.66.0f38.w0 f7 /r           ] SM0,ND,SM1,BMI2,FUTURE */
        /* 262(002 001) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SALX, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55229, 60, 588},
    /*   1 : SALX reg32,reg8 [r+mv:      vex.lz.66.0f38.w0 f7 /r           ] SM0,ND,BMI2,FUTURE */
        /* 261(002 001) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SALX, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55236, 61, 588},
    /*   2 : SALX reg32,rm32*,reg16 [rmv:      vex.lz.66.0f38.w0 f7 /r           ] ND,SM0,SM1,BMI2,FUTURE */
        /* 262(002 001) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SALX, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55229, 60, 592},
    /*   3 : SALX reg32,reg16 [r+mv:      vex.lz.66.0f38.w0 f7 /r           ] ND,SM0,BMI2,FUTURE */
        /* 261(002 001) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SALX, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55236, 61, 592},
    /*   4 : SALX reg32,rm32*,reg32 [rmv:      vex.lz.66.0f38.w0 f7 /r           ] ND,SM0,SM1,BMI2,FUTURE */
        /* 262(002 001) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SALX, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55229, 60, 596},
    /*   5 : SALX reg32,reg32 [r+mv:      vex.lz.66.0f38.w0 f7 /r           ] ND,SM0,BMI2,FUTURE */
        /* 261(002 001) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SALX, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55236, 61, 596},
    /*   6 : SALX reg32,rm32*,reg64 [rmv:      vex.lz.66.0f38.w0 f7 /r           ] SM0,ND,SM1,BMI2,FUTURE */
        /* 262(002 001) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SALX, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55229, 60, 600},
    /*   7 : SALX reg32,reg64 [r+mv:      vex.lz.66.0f38.w0 f7 /r           ] ND,SM0,BMI2,FUTURE */
        /* 261(002 001) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SALX, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55236, 61, 600},
    /*   8 : SALX reg64,rm64*,reg8 [rmv:      vex.lz.66.0f38.w1 f7 /r           ] ND,SM0,SM1,BMI2,FUTURE */
        /* 262(002 201) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SALX, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55271, 60, 606},
    /*   9 : SALX reg64,reg8 [r+mv:      vex.lz.66.0f38.w1 f7 /r           ] SM0,ND,BMI2,FUTURE */
        /* 261(002 201) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SALX, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55278, 61, 606},
    /*  10 : SALX reg64,rm64*,reg16 [rmv:      vex.lz.66.0f38.w1 f7 /r           ] ND,SM0,SM1,BMI2,FUTURE */
        /* 262(002 201) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SALX, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55271, 60, 610},
    /*  11 : SALX reg64,reg16 [r+mv:      vex.lz.66.0f38.w1 f7 /r           ] ND,SM0,BMI2,FUTURE */
        /* 261(002 201) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SALX, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55278, 61, 610},
    /*  12 : SALX reg64,rm64*,reg32 [rmv:      vex.lz.66.0f38.w1 f7 /r           ] ND,SM0,SM1,BMI2,FUTURE */
        /* 262(002 201) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SALX, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55271, 60, 614},
    /*  13 : SALX reg64,reg32 [r+mv:      vex.lz.66.0f38.w1 f7 /r           ] ND,SM0,BMI2,FUTURE */
        /* 261(002 201) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SALX, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55278, 61, 614},
    /*  14 : SALX reg64,rm64*,reg64 [rmv:      vex.lz.66.0f38.w1 f7 /r           ] SM0,ND,SM1,BMI2,FUTURE */
        /* 262(002 201) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SALX, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55271, 60, 618},
    /*  15 : SALX reg64,reg64 [r+mv:      vex.lz.66.0f38.w1 f7 /r           ] SM0,ND,BMI2,FUTURE */
        /* 261(002 201) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SALX, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55278, 61, 618},
    /*  16 : SALX reg32,rm32*,reg8 [rmv:      evex.lz.66.0f38.w0 f7 /r          ] SM0,ND,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SALX, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24088, 70, 854},
    /*  17 : SALX reg32,reg8 [r+mv:      evex.lz.66.0f38.w0 f7 /r          ] ND,SM0,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7d 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SALX, 2, {REG_GPR|BITS32,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+24097, 71, 854},
    /*  18 : SALX reg32,rm32*,reg16 [rmv:      evex.lz.66.0f38.w0 f7 /r          ] ND,SM0,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SALX, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+24088, 70, 858},
    /*  19 : SALX reg32,reg16 [r+mv:      evex.lz.66.0f38.w0 f7 /r          ] ND,SM0,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7d 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SALX, 2, {REG_GPR|BITS32,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+24097, 71, 858},
    /*  20 : SALX reg32,rm32*,reg32 [rmv:      evex.lz.66.0f38.w0 f7 /r          ] SM0,ND,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SALX, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24088, 70, 862},
    /*  21 : SALX reg32,reg32 [r+mv:      evex.lz.66.0f38.w0 f7 /r          ] SM0,ND,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7d 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SALX, 2, {REG_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24097, 71, 862},
    /*  22 : SALX reg32,rm32*,reg64 [rmv:      evex.lz.66.0f38.w0 f7 /r          ] ND,SM0,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SALX, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24088, 70, 866},
    /*  23 : SALX reg32,reg64 [r+mv:      evex.lz.66.0f38.w0 f7 /r          ] SM0,ND,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7d 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SALX, 2, {REG_GPR|BITS32,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24097, 71, 866},
    /*  24 : SALX reg64,rm64*,reg8 [rmv:      evex.lz.66.0f38.w1 f7 /r          ] ND,SM0,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SALX, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24142, 70, 872},
    /*  25 : SALX reg64,reg8 [r+mv:      evex.lz.66.0f38.w1 f7 /r          ] SM0,ND,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fd 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SALX, 2, {REG_GPR|BITS64,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+24151, 71, 872},
    /*  26 : SALX reg64,rm64*,reg16 [rmv:      evex.lz.66.0f38.w1 f7 /r          ] ND,SM0,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SALX, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+24142, 70, 876},
    /*  27 : SALX reg64,reg16 [r+mv:      evex.lz.66.0f38.w1 f7 /r          ] SM0,ND,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fd 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SALX, 2, {REG_GPR|BITS64,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+24151, 71, 876},
    /*  28 : SALX reg64,rm64*,reg32 [rmv:      evex.lz.66.0f38.w1 f7 /r          ] SM0,ND,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SALX, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24142, 70, 880},
    /*  29 : SALX reg64,reg32 [r+mv:      evex.lz.66.0f38.w1 f7 /r          ] SM0,ND,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fd 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SALX, 2, {REG_GPR|BITS64,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24151, 71, 880},
    /*  30 : SALX reg64,rm64*,reg64 [rmv:      evex.lz.66.0f38.w1 f7 /r          ] SM0,ND,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SALX, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24142, 70, 884},
    /*  31 : SALX reg64,reg64 [r+mv:      evex.lz.66.0f38.w1 f7 /r          ] ND,SM0,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fd 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SALX, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24151, 71, 884},
};

static const struct itemplate instrux_SARX[32] = {
    /*   0 : SARX reg32,rm32*,reg8 [rmv:      vex.lz.f3.0f38.w0 f7 /r           ] ND,SM0,SM1,BMI2,FUTURE */
        /* 262(002 002) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SARX, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55243, 60, 589},
    /*   1 : SARX reg32,reg8 [r+mv:      vex.lz.f3.0f38.w0 f7 /r           ] ND,SM0,BMI2,FUTURE */
        /* 261(002 002) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SARX, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55250, 61, 589},
    /*   2 : SARX reg32,rm32*,reg16 [rmv:      vex.lz.f3.0f38.w0 f7 /r           ] SM0,ND,SM1,BMI2,FUTURE */
        /* 262(002 002) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SARX, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55243, 60, 593},
    /*   3 : SARX reg32,reg16 [r+mv:      vex.lz.f3.0f38.w0 f7 /r           ] ND,SM0,BMI2,FUTURE */
        /* 261(002 002) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SARX, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55250, 61, 593},
    /*   4 : SARX reg32,rm32*,reg32 [rmv:      vex.lz.f3.0f38.w0 f7 /r           ] SM0,SM1,BMI2,FUTURE */
        /* 262(002 002) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SARX, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55243, 60, 597},
    /*   5 : SARX reg32,reg32 [r+mv:      vex.lz.f3.0f38.w0 f7 /r           ] ND,SM0,BMI2,FUTURE */
        /* 261(002 002) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SARX, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55250, 61, 597},
    /*   6 : SARX reg32,rm32*,reg64 [rmv:      vex.lz.f3.0f38.w0 f7 /r           ] SM0,ND,SM1,BMI2,FUTURE */
        /* 262(002 002) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SARX, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55243, 60, 601},
    /*   7 : SARX reg32,reg64 [r+mv:      vex.lz.f3.0f38.w0 f7 /r           ] SM0,ND,BMI2,FUTURE */
        /* 261(002 002) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SARX, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55250, 61, 601},
    /*   8 : SARX reg64,rm64*,reg8 [rmv:      vex.lz.f3.0f38.w1 f7 /r           ] SM0,ND,SM1,BMI2,FUTURE */
        /* 262(002 202) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SARX, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55285, 60, 607},
    /*   9 : SARX reg64,reg8 [r+mv:      vex.lz.f3.0f38.w1 f7 /r           ] ND,SM0,BMI2,FUTURE */
        /* 261(002 202) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SARX, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55292, 61, 607},
    /*  10 : SARX reg64,rm64*,reg16 [rmv:      vex.lz.f3.0f38.w1 f7 /r           ] SM0,ND,SM1,BMI2,FUTURE */
        /* 262(002 202) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SARX, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55285, 60, 611},
    /*  11 : SARX reg64,reg16 [r+mv:      vex.lz.f3.0f38.w1 f7 /r           ] ND,SM0,BMI2,FUTURE */
        /* 261(002 202) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SARX, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55292, 61, 611},
    /*  12 : SARX reg64,rm64*,reg32 [rmv:      vex.lz.f3.0f38.w1 f7 /r           ] SM0,ND,SM1,BMI2,FUTURE */
        /* 262(002 202) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SARX, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55285, 60, 615},
    /*  13 : SARX reg64,reg32 [r+mv:      vex.lz.f3.0f38.w1 f7 /r           ] ND,SM0,BMI2,FUTURE */
        /* 261(002 202) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SARX, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55292, 61, 615},
    /*  14 : SARX reg64,rm64*,reg64 [rmv:      vex.lz.f3.0f38.w1 f7 /r           ] SM0,SM1,BMI2,FUTURE */
        /* 262(002 202) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SARX, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55285, 60, 619},
    /*  15 : SARX reg64,reg64 [r+mv:      vex.lz.f3.0f38.w1 f7 /r           ] ND,SM0,BMI2,FUTURE */
        /* 261(002 202) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SARX, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55292, 61, 619},
    /*  16 : SARX reg32,rm32*,reg8 [rmv:      evex.lz.f3.0f38.w0 f7 /r          ] ND,SM0,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7e 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SARX, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24106, 70, 855},
    /*  17 : SARX reg32,reg8 [r+mv:      evex.lz.f3.0f38.w0 f7 /r          ] SM0,ND,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7e 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SARX, 2, {REG_GPR|BITS32,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+24115, 71, 855},
    /*  18 : SARX reg32,rm32*,reg16 [rmv:      evex.lz.f3.0f38.w0 f7 /r          ] ND,SM0,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7e 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SARX, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+24106, 70, 859},
    /*  19 : SARX reg32,reg16 [r+mv:      evex.lz.f3.0f38.w0 f7 /r          ] SM0,ND,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7e 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SARX, 2, {REG_GPR|BITS32,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+24115, 71, 859},
    /*  20 : SARX reg32,rm32*,reg32 [rmv:      evex.lz.f3.0f38.w0 f7 /r          ] SM0,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7e 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SARX, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24106, 70, 863},
    /*  21 : SARX reg32,reg32 [r+mv:      evex.lz.f3.0f38.w0 f7 /r          ] ND,SM0,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7e 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SARX, 2, {REG_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24115, 71, 863},
    /*  22 : SARX reg32,rm32*,reg64 [rmv:      evex.lz.f3.0f38.w0 f7 /r          ] ND,SM0,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7e 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SARX, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24106, 70, 867},
    /*  23 : SARX reg32,reg64 [r+mv:      evex.lz.f3.0f38.w0 f7 /r          ] ND,SM0,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7e 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SARX, 2, {REG_GPR|BITS32,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24115, 71, 867},
    /*  24 : SARX reg64,rm64*,reg8 [rmv:      evex.lz.f3.0f38.w1 f7 /r          ] ND,SM0,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fe 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SARX, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24160, 70, 873},
    /*  25 : SARX reg64,reg8 [r+mv:      evex.lz.f3.0f38.w1 f7 /r          ] SM0,ND,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fe 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SARX, 2, {REG_GPR|BITS64,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+24169, 71, 873},
    /*  26 : SARX reg64,rm64*,reg16 [rmv:      evex.lz.f3.0f38.w1 f7 /r          ] SM0,ND,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fe 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SARX, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+24160, 70, 877},
    /*  27 : SARX reg64,reg16 [r+mv:      evex.lz.f3.0f38.w1 f7 /r          ] SM0,ND,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fe 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SARX, 2, {REG_GPR|BITS64,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+24169, 71, 877},
    /*  28 : SARX reg64,rm64*,reg32 [rmv:      evex.lz.f3.0f38.w1 f7 /r          ] SM0,ND,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fe 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SARX, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24160, 70, 881},
    /*  29 : SARX reg64,reg32 [r+mv:      evex.lz.f3.0f38.w1 f7 /r          ] SM0,ND,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fe 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SARX, 2, {REG_GPR|BITS64,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24169, 71, 881},
    /*  30 : SARX reg64,rm64*,reg64 [rmv:      evex.lz.f3.0f38.w1 f7 /r          ] SM0,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 fe 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SARX, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24160, 70, 885},
    /*  31 : SARX reg64,reg64 [r+mv:      evex.lz.f3.0f38.w1 f7 /r          ] ND,SM0,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 fe 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SARX, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24169, 71, 885},
};

static const struct itemplate instrux_SHRX[32] = {
    /*   0 : SHRX reg32,rm32*,reg8 [rmv:      vex.lz.f2.0f38.w0 f7 /r           ] ND,SM0,SM1,BMI2,FUTURE */
        /* 262(002 003) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SHRX, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55257, 60, 590},
    /*   1 : SHRX reg32,reg8 [r+mv:      vex.lz.f2.0f38.w0 f7 /r           ] SM0,ND,BMI2,FUTURE */
        /* 261(002 003) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SHRX, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55264, 61, 590},
    /*   2 : SHRX reg32,rm32*,reg16 [rmv:      vex.lz.f2.0f38.w0 f7 /r           ] ND,SM0,SM1,BMI2,FUTURE */
        /* 262(002 003) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SHRX, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55257, 60, 594},
    /*   3 : SHRX reg32,reg16 [r+mv:      vex.lz.f2.0f38.w0 f7 /r           ] SM0,ND,BMI2,FUTURE */
        /* 261(002 003) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SHRX, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55264, 61, 594},
    /*   4 : SHRX reg32,rm32*,reg32 [rmv:      vex.lz.f2.0f38.w0 f7 /r           ] SM0,SM1,BMI2,FUTURE */
        /* 262(002 003) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SHRX, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55257, 60, 598},
    /*   5 : SHRX reg32,reg32 [r+mv:      vex.lz.f2.0f38.w0 f7 /r           ] SM0,ND,BMI2,FUTURE */
        /* 261(002 003) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SHRX, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55264, 61, 598},
    /*   6 : SHRX reg32,rm32*,reg64 [rmv:      vex.lz.f2.0f38.w0 f7 /r           ] ND,SM0,SM1,BMI2,FUTURE */
        /* 262(002 003) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SHRX, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55257, 60, 602},
    /*   7 : SHRX reg32,reg64 [r+mv:      vex.lz.f2.0f38.w0 f7 /r           ] ND,SM0,BMI2,FUTURE */
        /* 261(002 003) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SHRX, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55264, 61, 602},
    /*   8 : SHRX reg64,rm64*,reg8 [rmv:      vex.lz.f2.0f38.w1 f7 /r           ] SM0,ND,SM1,BMI2,FUTURE */
        /* 262(002 203) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SHRX, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55299, 60, 608},
    /*   9 : SHRX reg64,reg8 [r+mv:      vex.lz.f2.0f38.w1 f7 /r           ] ND,SM0,BMI2,FUTURE */
        /* 261(002 203) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SHRX, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55306, 61, 608},
    /*  10 : SHRX reg64,rm64*,reg16 [rmv:      vex.lz.f2.0f38.w1 f7 /r           ] ND,SM0,SM1,BMI2,FUTURE */
        /* 262(002 203) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SHRX, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55299, 60, 612},
    /*  11 : SHRX reg64,reg16 [r+mv:      vex.lz.f2.0f38.w1 f7 /r           ] ND,SM0,BMI2,FUTURE */
        /* 261(002 203) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SHRX, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55306, 61, 612},
    /*  12 : SHRX reg64,rm64*,reg32 [rmv:      vex.lz.f2.0f38.w1 f7 /r           ] ND,SM0,SM1,BMI2,FUTURE */
        /* 262(002 203) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SHRX, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55299, 60, 616},
    /*  13 : SHRX reg64,reg32 [r+mv:      vex.lz.f2.0f38.w1 f7 /r           ] SM0,ND,BMI2,FUTURE */
        /* 261(002 203) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SHRX, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55306, 61, 616},
    /*  14 : SHRX reg64,rm64*,reg64 [rmv:      vex.lz.f2.0f38.w1 f7 /r           ] SM0,SM1,BMI2,FUTURE */
        /* 262(002 203) 001(f7) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_SHRX, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55299, 60, 620},
    /*  15 : SHRX reg64,reg64 [r+mv:      vex.lz.f2.0f38.w1 f7 /r           ] SM0,ND,BMI2,FUTURE */
        /* 261(002 203) 001(f7) 100 : SM0,NOAPX,VEX,BMI2,FUTURE */
        {I_SHRX, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55306, 61, 620},
    /*  16 : SHRX reg32,rm32*,reg8 [rmv:      evex.lz.f2.0f38.w0 f7 /r          ] SM0,ND,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7f 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHRX, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24124, 70, 856},
    /*  17 : SHRX reg32,reg8 [r+mv:      evex.lz.f2.0f38.w0 f7 /r          ] ND,SM0,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7f 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHRX, 2, {REG_GPR|BITS32,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+24133, 71, 856},
    /*  18 : SHRX reg32,rm32*,reg16 [rmv:      evex.lz.f2.0f38.w0 f7 /r          ] ND,SM0,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7f 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHRX, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+24124, 70, 860},
    /*  19 : SHRX reg32,reg16 [r+mv:      evex.lz.f2.0f38.w0 f7 /r          ] SM0,ND,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7f 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHRX, 2, {REG_GPR|BITS32,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+24133, 71, 860},
    /*  20 : SHRX reg32,rm32*,reg32 [rmv:      evex.lz.f2.0f38.w0 f7 /r          ] SM0,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7f 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHRX, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24124, 70, 864},
    /*  21 : SHRX reg32,reg32 [r+mv:      evex.lz.f2.0f38.w0 f7 /r          ] SM0,ND,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7f 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHRX, 2, {REG_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24133, 71, 864},
    /*  22 : SHRX reg32,rm32*,reg64 [rmv:      evex.lz.f2.0f38.w0 f7 /r          ] SM0,ND,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 7f 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHRX, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24124, 70, 868},
    /*  23 : SHRX reg32,reg64 [r+mv:      evex.lz.f2.0f38.w0 f7 /r          ] SM0,ND,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 7f 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHRX, 2, {REG_GPR|BITS32,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24133, 71, 868},
    /*  24 : SHRX reg64,rm64*,reg8 [rmv:      evex.lz.f2.0f38.w1 f7 /r          ] SM0,ND,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 ff 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHRX, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24178, 70, 874},
    /*  25 : SHRX reg64,reg8 [r+mv:      evex.lz.f2.0f38.w1 f7 /r          ] ND,SM0,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 ff 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHRX, 2, {REG_GPR|BITS64,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+24187, 71, 874},
    /*  26 : SHRX reg64,rm64*,reg16 [rmv:      evex.lz.f2.0f38.w1 f7 /r          ] ND,SM0,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 ff 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHRX, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+24178, 70, 878},
    /*  27 : SHRX reg64,reg16 [r+mv:      evex.lz.f2.0f38.w1 f7 /r          ] ND,SM0,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 ff 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHRX, 2, {REG_GPR|BITS64,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+24187, 71, 878},
    /*  28 : SHRX reg64,rm64*,reg32 [rmv:      evex.lz.f2.0f38.w1 f7 /r          ] ND,SM0,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 ff 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHRX, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24178, 70, 882},
    /*  29 : SHRX reg64,reg32 [r+mv:      evex.lz.f2.0f38.w1 f7 /r          ] SM0,ND,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 ff 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHRX, 2, {REG_GPR|BITS64,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24187, 71, 882},
    /*  30 : SHRX reg64,rm64*,reg64 [rmv:      evex.lz.f2.0f38.w1 f7 /r          ] SM0,SM1,LONG,PROT,BMI2,APX,X86_64 */
        /* 242(f2 ff 08) 300 001(f7) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHRX, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24178, 70, 886},
    /*  31 : SHRX reg64,reg64 [r+mv:      evex.lz.f2.0f38.w1 f7 /r          ] ND,SM0,LONG,PROT,BMI2,APX,X86_64 */
        /* 241(f2 ff 08) 300 001(f7) 100 : SM0,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_SHRX, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24187, 71, 886},
};

static const struct itemplate instrux_INC[18] = {
    /*   0 : INC reg16 [r:        o16 40+r                          ] NOREX,NOAPX,NOLONG,FL,8086 */
        /* 320 010 100 : NOREX,NOAPX,NOLONG,FL,8086 */
        {I_INC, 1, {REG_GPR|BITS16|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72640, 74, 925},
    /*   1 : INC reg32 [r:        o32 40+r                          ] NOREX,NOAPX,NOLONG,FL,386 */
        /* 321 010 100 : NOREX,NOAPX,NOLONG,FL,386 */
        {I_INC, 1, {REG_GPR|BITS32|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72644, 75, 926},
    /*   2 : INC rm8 [m:        hle o8 fe /0                      ] LOCK,FL,8086 */
        /* 273 001(fe) 200 : LOCK,FL,8086 */
        {I_INC, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71614, 76, 927},
    /*   3 : INC rm16 [m:        hle o16 ff /0                     ] LOCK,FL,8086 */
        /* 273 320 001(ff) 200 : LOCK,FL,8086 */
        {I_INC, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66657, 76, 928},
    /*   4 : INC rm32 [m:        hle o32 ff /0                     ] LOCK,FL,386 */
        /* 273 321 001(ff) 200 : LOCK,FL,386 */
        {I_INC, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66663, 77, 929},
    /*   5 : INC rm64 [m:        hle o64 ff /0                     ] LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(ff) 200 : LOCK,LONG,FL,PROT,X86_64 */
        {I_INC, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66669, 78, 930},
    /*   6 : INC reg8?,rm8 [vm:       evex.nf.nd1.l0.m4.o8 fe /0        ] NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(fe) 210 : NF,NF_E,ZU,WIG,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_INC, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+24196, 79, 931},
    /*   7 : INC rm8 [m:       evex.nf.nd0.l0.m4.o8 fe /0        ] NF,LOCK,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(fe) 200 : NF,NF_E,WIG,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_INC, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+24205, 80, 931},
    /*   8 : INC reg8? [v+m:       evex.nf.nd1.l0.m4.o8 fe /0        ] ND,NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(fe) 200 : NF,NF_E,ZU,WIG,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_INC, 1, {REG_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+24214, 79, 931},
    /*   9 : INC reg16?,rm16 [vm:       evex.nf.nd1.l0.m4.o16 ff /0       ] NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(ff) 210 : NF,NF_E,ZU,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_INC, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+12153, 81, 932},
    /*  10 : INC rm16 [m:       evex.nf.nd0.l0.m4.o16 ff /0       ] NF,LOCK,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(ff) 200 : NF,NF_E,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_INC, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12163, 82, 932},
    /*  11 : INC reg16? [v+m:       evex.nf.nd1.l0.m4.o16 ff /0       ] ND,NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(ff) 200 : NF,NF_E,ZU,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_INC, 1, {REG_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12173, 81, 932},
    /*  12 : INC reg32?,rm32 [vm:       evex.nf.nd1.l0.m4.o32 ff /0       ] NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(ff) 210 : NF,NF_E,ZU,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_INC, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+12183, 83, 933},
    /*  13 : INC rm32 [m:       evex.nf.nd0.l0.m4.o32 ff /0       ] NF,LOCK,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(ff) 200 : NF,NF_E,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_INC, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12193, 84, 933},
    /*  14 : INC reg32? [v+m:       evex.nf.nd1.l0.m4.o32 ff /0       ] ND,NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(ff) 200 : NF,NF_E,ZU,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_INC, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12203, 83, 933},
    /*  15 : INC reg64?,rm64 [vm:       evex.nf.nd1.l0.m4.o64 ff /0       ] NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(ff) 210 : NF,NF_E,ZU,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_INC, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+12213, 83, 934},
    /*  16 : INC rm64 [m:       evex.nf.nd0.l0.m4.o64 ff /0       ] NF,LOCK,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(ff) 200 : NF,NF_E,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_INC, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12223, 84, 934},
    /*  17 : INC reg64? [v+m:       evex.nf.nd1.l0.m4.o64 ff /0       ] ND,NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(ff) 200 : NF,NF_E,ZU,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_INC, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12233, 83, 934},
};

static const struct itemplate instrux_DEC[18] = {
    /*   0 : DEC reg16 [r:        o16 48+r                          ] NOREX,NOAPX,NOLONG,FL,8086 */
        /* 320 010 110 : NOREX,NOAPX,NOLONG,FL,8086 */
        {I_DEC, 1, {REG_GPR|BITS16|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72648, 74, 935},
    /*   1 : DEC reg32 [r:        o32 48+r                          ] NOREX,NOAPX,NOLONG,FL,386 */
        /* 321 010 110 : NOREX,NOAPX,NOLONG,FL,386 */
        {I_DEC, 1, {REG_GPR|BITS32|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72652, 75, 936},
    /*   2 : DEC rm8 [m:        hle o8 fe /1                      ] LOCK,FL,8086 */
        /* 273 001(fe) 201 : LOCK,FL,8086 */
        {I_DEC, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71619, 76, 937},
    /*   3 : DEC rm16 [m:        hle o16 ff /1                     ] LOCK,FL,8086 */
        /* 273 320 001(ff) 201 : LOCK,FL,8086 */
        {I_DEC, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66675, 76, 938},
    /*   4 : DEC rm32 [m:        hle o32 ff /1                     ] LOCK,FL,386 */
        /* 273 321 001(ff) 201 : LOCK,FL,386 */
        {I_DEC, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66681, 77, 939},
    /*   5 : DEC rm64 [m:        hle o64 ff /1                     ] LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(ff) 201 : LOCK,LONG,FL,PROT,X86_64 */
        {I_DEC, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66687, 78, 940},
    /*   6 : DEC reg8?,rm8 [vm:       evex.nf.nd1.l0.m4.o8 fe /1        ] NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(fe) 211 : NF,NF_E,ZU,WIG,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_DEC, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+24223, 79, 941},
    /*   7 : DEC rm8 [m:       evex.nf.nd0.l0.m4.o8 fe /1        ] NF,LOCK,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(fe) 201 : NF,NF_E,WIG,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_DEC, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+24232, 80, 941},
    /*   8 : DEC reg8? [v+m:       evex.nf.nd1.l0.m4.o8 fe /1        ] ND,NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(fe) 201 : NF,NF_E,ZU,WIG,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_DEC, 1, {REG_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+24241, 79, 941},
    /*   9 : DEC reg16?,rm16 [vm:       evex.nf.nd1.l0.m4.o16 ff /1       ] NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(ff) 211 : NF,NF_E,ZU,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_DEC, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+12243, 81, 942},
    /*  10 : DEC rm16 [m:       evex.nf.nd0.l0.m4.o16 ff /1       ] NF,LOCK,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(ff) 201 : NF,NF_E,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_DEC, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12253, 82, 942},
    /*  11 : DEC reg16? [v+m:       evex.nf.nd1.l0.m4.o16 ff /1       ] ND,NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(ff) 201 : NF,NF_E,ZU,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_DEC, 1, {REG_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12263, 81, 942},
    /*  12 : DEC reg32?,rm32 [vm:       evex.nf.nd1.l0.m4.o32 ff /1       ] NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(ff) 211 : NF,NF_E,ZU,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_DEC, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+12273, 83, 943},
    /*  13 : DEC rm32 [m:       evex.nf.nd0.l0.m4.o32 ff /1       ] NF,LOCK,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(ff) 201 : NF,NF_E,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_DEC, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12283, 84, 943},
    /*  14 : DEC reg32? [v+m:       evex.nf.nd1.l0.m4.o32 ff /1       ] ND,NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(ff) 201 : NF,NF_E,ZU,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_DEC, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12293, 83, 943},
    /*  15 : DEC reg64?,rm64 [vm:       evex.nf.nd1.l0.m4.o64 ff /1       ] NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(ff) 211 : NF,NF_E,ZU,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_DEC, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+12303, 83, 944},
    /*  16 : DEC rm64 [m:       evex.nf.nd0.l0.m4.o64 ff /1       ] NF,LOCK,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(ff) 201 : NF,NF_E,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_DEC, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12313, 84, 944},
    /*  17 : DEC reg64? [v+m:       evex.nf.nd1.l0.m4.o64 ff /1       ] ND,NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(ff) 201 : NF,NF_E,ZU,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_DEC, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12323, 83, 944},
};

static const struct itemplate instrux_IMUL[38] = {
    /*   0 : IMUL rm8 [m:        o8 f6 /5                          ] FL,8086 */
        /* 001(f6) 205 : FL,8086 */
        {I_IMUL, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+24255, 56, 946},
    /*   1 : IMUL rm16 [m:        o16 f7 /5                         ] FL,8086 */
        /* 320 001(f7) 205 : FL,8086 */
        {I_IMUL, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12338, 56, 947},
    /*   2 : IMUL rm32 [m:        o32 f7 /5                         ] FL,386 */
        /* 321 001(f7) 205 : FL,386 */
        {I_IMUL, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12348, 57, 948},
    /*   3 : IMUL rm64 [m:        o64 f7 /5                         ] LONG,FL,PROT,X86_64 */
        /* 324 001(f7) 205 : LONG,FL,PROT,X86_64 */
        {I_IMUL, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12358, 58, 949},
    /*   4 : IMUL rm8 [m:        evex.nf.nd0.l0.m4.o8 f6 /5        ] SM0,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(f6) 205 : SM0,NF,NF_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_IMUL, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+24250, 85, 950},
    /*   5 : IMUL rm16 [m:        evex.nf.nd0.l0.m4.o16 f7 /5       ] SM0,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(f7) 205 : SM0,NF,NF_E,LONG,EVEX,PROT,APX,X86_64 */
        {I_IMUL, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12333, 86, 951},
    /*   6 : IMUL rm32 [m:        evex.nf.nd0.l0.m4.o32 f7 /5       ] SM0,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(f7) 205 : SM0,NF,NF_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_IMUL, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12343, 87, 952},
    /*   7 : IMUL rm64 [m:        evex.nf.nd0.l0.m4.o64 f7 /5       ] SM0,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(f7) 205 : SM0,NF,NF_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_IMUL, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12353, 87, 953},
    /*   8 : IMUL reg16,rm16 [rm:       o16 0f af /r                      ] SM0-1,FL,386 */
        /* 320 355 001(af) 110 : SM0,SM1,FL,386 */
        {I_IMUL, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66693, 29, 954},
    /*   9 : IMUL reg32,rm32 [rm:       o32 0f af /r                      ] SM0-1,FL,386 */
        /* 321 355 001(af) 110 : SM0,SM1,FL,386 */
        {I_IMUL, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66699, 29, 955},
    /*  10 : IMUL reg64,rm64 [rm:       o64 0f af /r                      ] SM0-1,LONG,FL,PROT,X86_64 */
        /* 324 355 001(af) 110 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_IMUL, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+66705, 30, 956},
    /*  11 : IMUL reg16,rm16*,sbyteword16 [rmi:      o16 6b /r ib,s                    ] SM0,SM1,SM2,FL,186 */
        /* 320 001(6b) 110 276 : SM0,SM1,SM2,FL,186 */
        {I_IMUL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2108, 88, 957},
    /*  12 : IMUL reg16,sbyteword16 [r+mi:      o16 6b /r ib,s                    ] SM0,ND,SM1,FL,186 */
        /* 320 001(6b) 100 275 : SM0,SM1,FL,186 */
        {I_IMUL, 2, {REG_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+66711, 89, 957},
    /*  13 : IMUL reg32,rm32*,sbytedword32 [rmi:      o32 6b /r ib,s                    ] SM0,SM1,SM2,FL,386 */
        /* 321 001(6b) 110 276 : SM0,SM1,SM2,FL,386 */
        {I_IMUL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2119, 90, 958},
    /*  14 : IMUL reg32,sbytedword32 [r+mi:      o32 6b /r ib,s                    ] ND,SM0,SM1,FL,386 */
        /* 321 001(6b) 100 275 : SM0,SM1,FL,386 */
        {I_IMUL, 2, {REG_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+66717, 29, 958},
    /*  15 : IMUL reg64,rm64*,sbytedword64 [rmi:      o64 6b /r ib,s                    ] SM0,SM1,SM2,LONG,FL,PROT,X86_64 */
        /* 324 001(6b) 110 276 : SM0,SM1,SM2,LONG,FL,PROT,X86_64 */
        {I_IMUL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2130, 91, 959},
    /*  16 : IMUL reg64,sbytedword64 [r+mi:      o64 6b /r ib,s                    ] ND,SM0,SM1,LONG,FL,PROT,X86_64 */
        /* 324 001(6b) 100 275 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_IMUL, 2, {REG_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+66723, 30, 959},
    /*  17 : IMUL reg16,rm16*,imm16 [rmi:      o16 69 /r iw                      ] SM0,SM1,SM2,FL,186 */
        /* 320 001(69) 110 032 : SM0,SM1,SM2,FL,186 */
        {I_IMUL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2141, 88, 960},
    /*  18 : IMUL reg16,imm16 [r+mi:      o16 69 /r iw                      ] ND,SM0,SM1,FL,186 */
        /* 320 001(69) 100 031 : SM0,SM1,FL,186 */
        {I_IMUL, 2, {REG_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66729, 89, 960},
    /*  19 : IMUL reg32,rm32*,imm32 [rmi:      o32 69 /r id                      ] SM0,SM1,SM2,FL,386 */
        /* 321 001(69) 110 042 : SM0,SM1,SM2,FL,386 */
        {I_IMUL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+2152, 90, 961},
    /*  20 : IMUL reg32,imm32 [r+mi:      o32 69 /r id                      ] SM0,ND,SM1,FL,386 */
        /* 321 001(69) 100 041 : SM0,SM1,FL,386 */
        {I_IMUL, 2, {REG_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66735, 29, 961},
    /*  21 : IMUL reg64,rm64*,sdword64 [rmi:      o64 69 /r id,s                    ] SM0,SM1,SM2,LONG,FL,PROT,X86_64 */
        /* 324 001(69) 110 256 : SM0,SM1,SM2,LONG,FL,PROT,X86_64 */
        {I_IMUL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2163, 91, 962},
    /*  22 : IMUL reg64,sdword64 [r+mi:      o64 69 /r id,s                    ] ND,SM0,SM1,LONG,FL,PROT,X86_64 */
        /* 324 001(69) 100 255 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_IMUL, 2, {REG_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+66741, 30, 962},
    /*  23 : IMUL reg16?,reg16,rm16 [vrm:      evex.nf.nd1.l0.m4.o16 af /r       ] SM0,SM1,SM2,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(af) 121 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_IMUL, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+12363, 92, 963},
    /*  24 : IMUL reg16,rm16 [rm:      evex.nf.nd0.l0.m4.o16 af /r       ] SM0,SM1,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(af) 110 : SM0,SM1,NF,NF_E,LONG,EVEX,PROT,APX,X86_64 */
        {I_IMUL, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+12373, 93, 963},
    /*  25 : IMUL reg16?,rm16 [v+rm:      evex.nf.nd1.l0.m4.o16 af /r       ] SM0,ND,SM1,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(af) 110 : SM0,SM1,NF,NF_E,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_IMUL, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+12383, 94, 963},
    /*  26 : IMUL reg32?,reg32,rm32 [vrm:      evex.nf.nd1.l0.m4.o32 af /r       ] SM0,SM1,SM2,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(af) 121 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_IMUL, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+12393, 95, 964},
    /*  27 : IMUL reg32,rm32 [rm:      evex.nf.nd0.l0.m4.o32 af /r       ] SM0,SM1,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(af) 110 : SM0,SM1,NF,NF_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_IMUL, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+12403, 96, 964},
    /*  28 : IMUL reg32?,rm32 [v+rm:      evex.nf.nd1.l0.m4.o32 af /r       ] SM0,ND,SM1,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(af) 110 : SM0,SM1,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_IMUL, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+12413, 97, 964},
    /*  29 : IMUL reg64?,reg64,rm64 [vrm:      evex.nf.nd1.l0.m4.o64 af /r       ] SM0,SM1,SM2,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(af) 121 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_IMUL, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+12423, 95, 965},
    /*  30 : IMUL reg64,rm64 [rm:      evex.nf.nd0.l0.m4.o64 af /r       ] SM0,SM1,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(af) 110 : SM0,SM1,NF,NF_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_IMUL, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+12433, 96, 965},
    /*  31 : IMUL reg64?,rm64 [v+rm:      evex.nf.nd1.l0.m4.o64 af /r       ] ND,SM0,SM1,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(af) 110 : SM0,SM1,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_IMUL, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+12443, 97, 965},
    /*  32 : IMUL reg16,rm16,sbyteword16 [rmi:      evex.nf.zu.l0.m4.o16 6b /r ib,s   ] SM0-2,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(6b) 110 276 : SM0,SM1,SM2,NF,NF_E,ZU,ZU_E,LONG,EVEX,PROT,APX,X86_64 */
        {I_IMUL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2103, 98, 966},
    /*  33 : IMUL reg32,rm32,sbytedword32 [rmi:      evex.nf.zu.l0.m4.o32 6b /r ib,s   ] SM0-2,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(6b) 110 276 : SM0,SM1,SM2,NF,NF_E,ZU,ZU_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_IMUL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2114, 99, 967},
    /*  34 : IMUL reg64,rm64,sbytedword64 [rmi:      evex.nf.zu.l0.m4.o64 6b /r ib,s   ] SM0-2,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(6b) 110 276 : SM0,SM1,SM2,NF,NF_E,ZU,ZU_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_IMUL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2125, 99, 968},
    /*  35 : IMUL reg16,rm16,imm16 [rmi:      evex.nf.zu.l0.m4.o16 69 /r iw     ] SM0-2,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(69) 110 032 : SM0,SM1,SM2,NF,NF_E,ZU,ZU_E,LONG,EVEX,PROT,APX,X86_64 */
        {I_IMUL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2136, 98, 969},
    /*  36 : IMUL reg32,rm32,imm32 [rmi:      evex.nf.zu.l0.m4.o32 69 /r id     ] SM0-2,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(69) 110 042 : SM0,SM1,SM2,NF,NF_E,ZU,ZU_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_IMUL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+2147, 99, 970},
    /*  37 : IMUL reg64,rm64,sdword64 [rmi:      evex.nf.zu.l0.m4.o64 69 /r id,s   ] SM0-2,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(69) 110 256 : SM0,SM1,SM2,NF,NF_E,ZU,ZU_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_IMUL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2158, 99, 971},
};

static const struct itemplate instrux_MUL[42] = {
    /*   0 : MUL rm8 [m:        o8 f6 /4                          ] FL,8086 */
        /* 001(f6) 204 : FL,8086 */
        {I_MUL, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+24300, 56, 973},
    /*   1 : MUL rm16 [m:        o16 f7 /4                         ] FL,8086 */
        /* 320 001(f7) 204 : FL,8086 */
        {I_MUL, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12458, 56, 974},
    /*   2 : MUL rm32 [m:        o32 f7 /4                         ] FL,386 */
        /* 321 001(f7) 204 : FL,386 */
        {I_MUL, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12468, 57, 975},
    /*   3 : MUL rm64 [m:        o64 f7 /4                         ] LONG,FL,PROT,X86_64 */
        /* 324 001(f7) 204 : LONG,FL,PROT,X86_64 */
        {I_MUL, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12478, 58, 976},
    /*   4 : MUL reg32,reg32*,rm32 [rvm:      vex.ndd.lz.f2.0f38.w0 f6 /r       ] ND,OPT,NF,NF_R,BMI2,FUTURE */
        /* 261(002 003) 001(f6) 120 : OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_MUL, 3, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55313, 104, 979},
    /*   5 : MUL reg32,rm32 [r+vm:      vex.ndd.lz.f2.0f38.w0 f6 /r       ] ND,OPT,NF,NF_R,BMI2,FUTURE */
        /* 260(002 003) 001(f6) 110 : OPT,NOAPX,NF,NF_R,VEX,BMI2,FUTURE */
        {I_MUL, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55320, 104, 979},
    /*   6 : MUL reg64,reg64*,rm64 [rvm:      vex.ndd.lz.f2.0f38.w1 f6 /r       ] ND,OPT,NF,NF_R,LONG,PROT,BMI2,X86_64 */
        /* 261(002 203) 001(f6) 120 : OPT,NOAPX,NF,NF_R,LONG,VEX,PROT,BMI2,X86_64 */
        {I_MUL, 3, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55327, 105, 980},
    /*   7 : MUL reg64,rm64 [r+vm:      vex.ndd.lz.f2.0f38.w1 f6 /r       ] ND,OPT,NF,NF_R,LONG,PROT,BMI2,X86_64 */
        /* 260(002 203) 001(f6) 110 : OPT,NOAPX,NF,NF_R,LONG,VEX,PROT,BMI2,X86_64 */
        {I_MUL, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55334, 105, 980},
    /*   8 : MUL rm8 [m:        evex.nf.nd0.l0.m4.o8 f6 /4        ] SM0,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(f6) 204 : SM0,NF,NF_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_MUL, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+24295, 85, 981},
    /*   9 : MUL rm16 [m:        evex.nf.nd0.l0.m4.o16 f7 /4       ] SM0,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(f7) 204 : SM0,NF,NF_E,LONG,EVEX,PROT,APX,X86_64 */
        {I_MUL, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12453, 86, 982},
    /*  10 : MUL rm32 [m:        evex.nf.nd0.l0.m4.o32 f7 /4       ] SM0,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(f7) 204 : SM0,NF,NF_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_MUL, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12463, 87, 983},
    /*  11 : MUL rm64 [m:        evex.nf.nd0.l0.m4.o64 f7 /4       ] SM0,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(f7) 204 : SM0,NF,NF_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_MUL, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12473, 87, 984},
    /*  12 : MUL reg16,rm16 [rm:       o16 0f af /r                      ] SM0,ND,SM1,FL,386 */
        /* 320 355 001(af) 110 : SM0,SM1,FL,386 */
        {I_MUL, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66693, 29, 987},
    /*  13 : MUL reg32,rm32 [rm:       o32 0f af /r                      ] ND,SM0-1,FL,386 */
        /* 321 355 001(af) 110 : SM0,SM1,FL,386 */
        {I_MUL, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66699, 29, 988},
    /*  14 : MUL reg64,rm64 [rm:       o64 0f af /r                      ] ND,SM0-1,LONG,FL,PROT,X86_64 */
        /* 324 355 001(af) 110 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_MUL, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+66705, 30, 989},
    /*  15 : MUL reg16,rm16*,sbyteword16 [rmi:      o16 6b /r ib,s                    ] SM0,ND,SM1,SM2,FL,186 */
        /* 320 001(6b) 110 276 : SM0,SM1,SM2,FL,186 */
        {I_MUL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2108, 88, 990},
    /*  16 : MUL reg16,sbyteword16 [r+mi:      o16 6b /r ib,s                    ] SM0,ND,SM1,FL,186 */
        /* 320 001(6b) 100 275 : SM0,SM1,FL,186 */
        {I_MUL, 2, {REG_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+66711, 89, 990},
    /*  17 : MUL reg32,rm32*,sbytedword32 [rmi:      o32 6b /r ib,s                    ] ND,SM0,SM1,SM2,FL,386 */
        /* 321 001(6b) 110 276 : SM0,SM1,SM2,FL,386 */
        {I_MUL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2119, 90, 991},
    /*  18 : MUL reg32,sbytedword32 [r+mi:      o32 6b /r ib,s                    ] ND,SM0,SM1,FL,386 */
        /* 321 001(6b) 100 275 : SM0,SM1,FL,386 */
        {I_MUL, 2, {REG_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+66717, 29, 991},
    /*  19 : MUL reg64,rm64*,sbytedword64 [rmi:      o64 6b /r ib,s                    ] ND,SM0,SM1,SM2,LONG,FL,PROT,X86_64 */
        /* 324 001(6b) 110 276 : SM0,SM1,SM2,LONG,FL,PROT,X86_64 */
        {I_MUL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2130, 91, 992},
    /*  20 : MUL reg64,sbytedword64 [r+mi:      o64 6b /r ib,s                    ] SM0,ND,SM1,LONG,FL,PROT,X86_64 */
        /* 324 001(6b) 100 275 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_MUL, 2, {REG_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+66723, 30, 992},
    /*  21 : MUL reg16,rm16*,imm16 [rmi:      o16 69 /r iw                      ] SM0,ND,SM1,SM2,FL,186 */
        /* 320 001(69) 110 032 : SM0,SM1,SM2,FL,186 */
        {I_MUL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2141, 88, 993},
    /*  22 : MUL reg16,imm16 [r+mi:      o16 69 /r iw                      ] SM0,ND,SM1,FL,186 */
        /* 320 001(69) 100 031 : SM0,SM1,FL,186 */
        {I_MUL, 2, {REG_GPR|BITS16,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66729, 89, 993},
    /*  23 : MUL reg32,rm32*,imm32 [rmi:      o32 69 /r id                      ] SM0,ND,SM1,SM2,FL,386 */
        /* 321 001(69) 110 042 : SM0,SM1,SM2,FL,386 */
        {I_MUL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+2152, 90, 994},
    /*  24 : MUL reg32,imm32 [r+mi:      o32 69 /r id                      ] SM0,ND,SM1,FL,386 */
        /* 321 001(69) 100 041 : SM0,SM1,FL,386 */
        {I_MUL, 2, {REG_GPR|BITS32,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66735, 29, 994},
    /*  25 : MUL reg64,rm64*,sdword64 [rmi:      o64 69 /r id,s                    ] ND,SM0,SM1,SM2,LONG,FL,PROT,X86_64 */
        /* 324 001(69) 110 256 : SM0,SM1,SM2,LONG,FL,PROT,X86_64 */
        {I_MUL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2163, 91, 995},
    /*  26 : MUL reg64,sdword64 [r+mi:      o64 69 /r id,s                    ] ND,SM0,SM1,LONG,FL,PROT,X86_64 */
        /* 324 001(69) 100 255 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_MUL, 2, {REG_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+66741, 30, 995},
    /*  27 : MUL reg16?,reg16,rm16 [vrm:      evex.nf.nd1.l0.m4.o16 af /r       ] SM0,ND,SM1,SM2,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(af) 121 : SM0,SM1,SM2,NF,NF_E,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_MUL, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+12363, 92, 996},
    /*  28 : MUL reg16,rm16 [rm:      evex.nf.nd0.l0.m4.o16 af /r       ] SM0,ND,SM1,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(af) 110 : SM0,SM1,NF,NF_E,LONG,EVEX,PROT,APX,X86_64 */
        {I_MUL, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+12373, 93, 996},
    /*  29 : MUL reg16?,rm16 [v+rm:      evex.nf.nd1.l0.m4.o16 af /r       ] SM0,ND,SM1,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(af) 110 : SM0,SM1,NF,NF_E,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_MUL, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+12383, 94, 996},
    /*  30 : MUL reg32?,reg32,rm32 [vrm:      evex.nf.nd1.l0.m4.o32 af /r       ] ND,SM0,SM1,SM2,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(af) 121 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_MUL, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+12393, 95, 997},
    /*  31 : MUL reg32,rm32 [rm:      evex.nf.nd0.l0.m4.o32 af /r       ] ND,SM0,SM1,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(af) 110 : SM0,SM1,NF,NF_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_MUL, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+12403, 96, 997},
    /*  32 : MUL reg32?,rm32 [v+rm:      evex.nf.nd1.l0.m4.o32 af /r       ] ND,SM0,SM1,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(af) 110 : SM0,SM1,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_MUL, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+12413, 97, 997},
    /*  33 : MUL reg64?,reg64,rm64 [vrm:      evex.nf.nd1.l0.m4.o64 af /r       ] SM0,ND,SM1,SM2,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(af) 121 : SM0,SM1,SM2,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_MUL, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+12423, 95, 998},
    /*  34 : MUL reg64,rm64 [rm:      evex.nf.nd0.l0.m4.o64 af /r       ] ND,SM0,SM1,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(af) 110 : SM0,SM1,NF,NF_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_MUL, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+12433, 96, 998},
    /*  35 : MUL reg64?,rm64 [v+rm:      evex.nf.nd1.l0.m4.o64 af /r       ] SM0,ND,SM1,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(af) 110 : SM0,SM1,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_MUL, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+12443, 97, 998},
    /*  36 : MUL reg16,rm16,sbyteword16 [rmi:      evex.nf.zu.l0.m4.o16 6b /r ib,s   ] SM0,ND,SM1-2,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(6b) 110 276 : SM0,SM1,SM2,NF,NF_E,ZU,ZU_E,LONG,EVEX,PROT,APX,X86_64 */
        {I_MUL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2103, 98, 999},
    /*  37 : MUL reg32,rm32,sbytedword32 [rmi:      evex.nf.zu.l0.m4.o32 6b /r ib,s   ] ND,SM0-2,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(6b) 110 276 : SM0,SM1,SM2,NF,NF_E,ZU,ZU_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_MUL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2114, 99, 1000},
    /*  38 : MUL reg64,rm64,sbytedword64 [rmi:      evex.nf.zu.l0.m4.o64 6b /r ib,s   ] SM0,ND,SM1-2,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(6b) 110 276 : SM0,SM1,SM2,NF,NF_E,ZU,ZU_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_MUL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2125, 99, 1001},
    /*  39 : MUL reg16,rm16,imm16 [rmi:      evex.nf.zu.l0.m4.o16 69 /r iw     ] ND,SM0-2,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(69) 110 032 : SM0,SM1,SM2,NF,NF_E,ZU,ZU_E,LONG,EVEX,PROT,APX,X86_64 */
        {I_MUL, 3, {REG_GPR|BITS16,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2136, 98, 1002},
    /*  40 : MUL reg32,rm32,imm32 [rmi:      evex.nf.zu.l0.m4.o32 69 /r id     ] SM0,ND,SM1-2,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(69) 110 042 : SM0,SM1,SM2,NF,NF_E,ZU,ZU_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_MUL, 3, {REG_GPR|BITS32,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+2147, 99, 1003},
    /*  41 : MUL reg64,rm64,sdword64 [rmi:      evex.nf.zu.l0.m4.o64 69 /r id,s   ] SM0,ND,SM1-2,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(69) 110 256 : SM0,SM1,SM2,NF,NF_E,ZU,ZU_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_MUL, 3, {REG_GPR|BITS64,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2158, 99, 1004},
};

static const struct itemplate instrux_MULX[8] = {
    /*   0 : MULX reg32,reg32*,rm32 [rvm:      vex.ndd.lz.f2.0f38.w0 f6 /r      ] BMI2,FUTURE */
        /* 261(002 003) 001(f6) 120 : NOAPX,VEX,BMI2,FUTURE */
        {I_MULX, 3, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55313, 100, 977},
    /*   1 : MULX reg32,reg32*,rm32 [rvm:      evex.ndd.lz.f2.0f38.w0 f6 /r      ] BMI2,FUTURE,APX */
        /* 241(f2 7f 08) 300 001(f6) 120 : LONG,EVEX,PROT,BMI2,APX,FUTURE */
        {I_MULX, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24259, 101, 977},
    /*   2 : MULX reg32,rm32 [r+vm:      vex.ndd.lz.f2.0f38.w0 f6 /r      ] ND,BMI2,FUTURE */
        /* 260(002 003) 001(f6) 110 : NOAPX,VEX,BMI2,FUTURE */
        {I_MULX, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55320, 100, 977},
    /*   3 : MULX reg32,rm32 [r+vm:      evex.ndd.lz.f2.0f38.w0 f6 /r      ] ND,BMI2,FUTURE,APX */
        /* 240(f2 7f 08) 300 001(f6) 110 : LONG,EVEX,PROT,BMI2,APX,FUTURE */
        {I_MULX, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24268, 101, 977},
    /*   4 : MULX reg64,reg64*,rm64 [rvm:      vex.ndd.lz.f2.0f38.w1 f6 /r      ] LONG,PROT,BMI2,X86_64 */
        /* 261(002 203) 001(f6) 120 : NOAPX,LONG,VEX,PROT,BMI2,X86_64 */
        {I_MULX, 3, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55327, 102, 978},
    /*   5 : MULX reg64,reg64*,rm64 [rvm:      evex.ndd.lz.f2.0f38.w1 f6 /r      ] LONG,PROT,BMI2,X86_64,APX */
        /* 241(f2 ff 08) 300 001(f6) 120 : LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_MULX, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24277, 103, 978},
    /*   6 : MULX reg64,rm64 [r+vm:      vex.ndd.lz.f2.0f38.w1 f6 /r      ] ND,LONG,PROT,BMI2,X86_64 */
        /* 260(002 203) 001(f6) 110 : NOAPX,LONG,VEX,PROT,BMI2,X86_64 */
        {I_MULX, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55334, 102, 978},
    /*   7 : MULX reg64,rm64 [r+vm:      evex.ndd.lz.f2.0f38.w1 f6 /r      ] ND,LONG,PROT,BMI2,X86_64,APX */
        /* 240(f2 ff 08) 300 001(f6) 110 : LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_MULX, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24286, 103, 978},
};

static const struct itemplate instrux_IDIV[8] = {
    /*   0 : IDIV rm8 [m:        o8 f6 /7                          ] FL,8086 */
        /* 001(f6) 207 : FL,8086 */
        {I_IDIV, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+24309, 56, 1006},
    /*   1 : IDIV rm16 [m:        o16 f7 /7                         ] FL,8086 */
        /* 320 001(f7) 207 : FL,8086 */
        {I_IDIV, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12488, 56, 1007},
    /*   2 : IDIV rm32 [m:        o32 f7 /7                         ] FL,386 */
        /* 321 001(f7) 207 : FL,386 */
        {I_IDIV, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12498, 57, 1008},
    /*   3 : IDIV rm64 [m:        o64 f7 /7                         ] LONG,FL,PROT,X86_64 */
        /* 324 001(f7) 207 : LONG,FL,PROT,X86_64 */
        {I_IDIV, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12508, 58, 1009},
    /*   4 : IDIV rm8 [m:        evex.nf.nd0.l0.m4.o8 f6 /7        ] NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(f6) 207 : NF,NF_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_IDIV, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+24304, 106, 1010},
    /*   5 : IDIV rm16 [m:        evex.nf.nd0.l0.m4.o16 f7 /7       ] NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(f7) 207 : NF,NF_E,LONG,EVEX,PROT,APX,X86_64 */
        {I_IDIV, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12483, 107, 1011},
    /*   6 : IDIV rm32 [m:        evex.nf.nd0.l0.m4.o32 f7 /7       ] NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(f7) 207 : NF,NF_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_IDIV, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12493, 108, 1012},
    /*   7 : IDIV rm64 [m:        evex.nf.nd0.l0.m4.o64 f7 /7       ] NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(f7) 207 : NF,NF_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_IDIV, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12503, 108, 1013},
};

static const struct itemplate instrux_DIV[8] = {
    /*   0 : DIV rm8 [m:        o8 f6 /6                          ] FL,8086 */
        /* 001(f6) 206 : FL,8086 */
        {I_DIV, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+24318, 56, 1014},
    /*   1 : DIV rm16 [m:        o16 f7 /6                         ] FL,8086 */
        /* 320 001(f7) 206 : FL,8086 */
        {I_DIV, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12518, 56, 1015},
    /*   2 : DIV rm32 [m:        o32 f7 /6                         ] FL,386 */
        /* 321 001(f7) 206 : FL,386 */
        {I_DIV, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12528, 57, 1016},
    /*   3 : DIV rm64 [m:        o64 f7 /6                         ] LONG,FL,PROT,X86_64 */
        /* 324 001(f7) 206 : LONG,FL,PROT,X86_64 */
        {I_DIV, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12538, 58, 1017},
    /*   4 : DIV rm8 [m:        evex.nf.nd0.l0.m4.o8 f6 /6        ] NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(f6) 206 : NF,NF_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_DIV, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+24313, 106, 1018},
    /*   5 : DIV rm16 [m:        evex.nf.nd0.l0.m4.o16 f7 /6       ] NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(f7) 206 : NF,NF_E,LONG,EVEX,PROT,APX,X86_64 */
        {I_DIV, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12513, 107, 1019},
    /*   6 : DIV rm32 [m:        evex.nf.nd0.l0.m4.o32 f7 /6       ] NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(f7) 206 : NF,NF_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_DIV, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12523, 108, 1020},
    /*   7 : DIV rm64 [m:        evex.nf.nd0.l0.m4.o64 f7 /6       ] NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(f7) 206 : NF,NF_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_DIV, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12533, 108, 1021},
};

static const struct itemplate instrux_NEG[16] = {
    /*   0 : NEG rm8 [m:        hle o8 f6 /3                      ] LOCK,FL,8086 */
        /* 273 001(f6) 203 : LOCK,FL,8086 */
        {I_NEG, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71624, 76, 1023},
    /*   1 : NEG rm16 [m:        hle o16 f7 /3                     ] LOCK,FL,8086 */
        /* 273 320 001(f7) 203 : LOCK,FL,8086 */
        {I_NEG, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66747, 76, 1024},
    /*   2 : NEG rm32 [m:        hle o32 f7 /3                     ] LOCK,FL,386 */
        /* 273 321 001(f7) 203 : LOCK,FL,386 */
        {I_NEG, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66753, 77, 1025},
    /*   3 : NEG rm64 [m:        hle o64 f7 /3                     ] LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 001(f7) 203 : LOCK,LONG,FL,PROT,X86_64 */
        {I_NEG, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66759, 78, 1026},
    /*   4 : NEG reg8?,rm8 [vm:       evex.nf.nd1.l0.m4.o8 f6 /3        ] NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(f6) 213 : NF,NF_E,ZU,WIG,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NEG, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+24322, 79, 1027},
    /*   5 : NEG rm8 [m:       evex.nf.nd0.l0.m4.o8 f6 /3        ] NF,LOCK,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(f6) 203 : NF,NF_E,WIG,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NEG, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+24331, 80, 1027},
    /*   6 : NEG reg8? [v+m:       evex.nf.nd1.l0.m4.o8 f6 /3        ] ND,NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(f6) 203 : NF,NF_E,ZU,WIG,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NEG, 1, {REG_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+24340, 79, 1027},
    /*   7 : NEG reg16?,rm16 [vm:       evex.nf.nd1.l0.m4.o16 f7 /3       ] NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(f7) 213 : NF,NF_E,ZU,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NEG, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+12543, 81, 1028},
    /*   8 : NEG rm16 [m:       evex.nf.nd0.l0.m4.o16 f7 /3       ] NF,LOCK,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(f7) 203 : NF,NF_E,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NEG, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12553, 82, 1028},
    /*   9 : NEG reg16? [v+m:       evex.nf.nd1.l0.m4.o16 f7 /3       ] ND,NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(f7) 203 : NF,NF_E,ZU,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NEG, 1, {REG_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12563, 81, 1028},
    /*  10 : NEG reg32?,rm32 [vm:       evex.nf.nd1.l0.m4.o32 f7 /3       ] NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(f7) 213 : NF,NF_E,ZU,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NEG, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+12573, 83, 1029},
    /*  11 : NEG rm32 [m:       evex.nf.nd0.l0.m4.o32 f7 /3       ] NF,LOCK,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(f7) 203 : NF,NF_E,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NEG, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12583, 84, 1029},
    /*  12 : NEG reg32? [v+m:       evex.nf.nd1.l0.m4.o32 f7 /3       ] ND,NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(f7) 203 : NF,NF_E,ZU,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NEG, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12593, 83, 1029},
    /*  13 : NEG reg64?,rm64 [vm:       evex.nf.nd1.l0.m4.o64 f7 /3       ] NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(f7) 213 : NF,NF_E,ZU,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NEG, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+12603, 83, 1030},
    /*  14 : NEG rm64 [m:       evex.nf.nd0.l0.m4.o64 f7 /3       ] NF,LOCK,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(f7) 203 : NF,NF_E,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NEG, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12613, 84, 1030},
    /*  15 : NEG reg64? [v+m:       evex.nf.nd1.l0.m4.o64 f7 /3       ] ND,NF,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(f7) 203 : NF,NF_E,ZU,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NEG, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12623, 83, 1030},
};

static const struct itemplate instrux_NOT[32] = {
    /*   0 : NOT rm8 [m:        hle o8 f6 /2                      ] LOCK,8086 */
        /* 273 001(f6) 202 : LOCK,8086 */
        {I_NOT, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71629, 109, 1031},
    /*   1 : NOT rm16 [m:        hle o16 f7 /2                     ] LOCK,8086 */
        /* 273 320 001(f7) 202 : LOCK,8086 */
        {I_NOT, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66765, 109, 1032},
    /*   2 : NOT rm32 [m:        hle o32 f7 /2                     ] LOCK,386 */
        /* 273 321 001(f7) 202 : LOCK,386 */
        {I_NOT, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66771, 110, 1033},
    /*   3 : NOT rm64 [m:        hle o64 f7 /2                     ] LOCK,LONG,PROT,X86_64 */
        /* 273 324 001(f7) 202 : LOCK,LONG,PROT,X86_64 */
        {I_NOT, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66777, 111, 1034},
    /*   4 : NOT reg8?,rm8 [vm:       evex.nf0.nd1.l0.m4.o8 f6 /2       ] ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(f6) 212 : ZU,WIG,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NOT, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+24349, 112, 1035},
    /*   5 : NOT rm8 [m:       evex.nf0.nd0.l0.m4.o8 f6 /2       ] LOCK,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(f6) 202 : WIG,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NOT, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+24358, 113, 1035},
    /*   6 : NOT reg8? [v+m:       evex.nf0.nd1.l0.m4.o8 f6 /2       ] ND,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 001(f6) 202 : ZU,WIG,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NOT, 1, {REG_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+24367, 112, 1035},
    /*   7 : NOT reg16?,rm16 [vm:       evex.nf0.nd1.l0.m4.o16 f7 /2      ] ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(f7) 212 : ZU,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NOT, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+12633, 114, 1036},
    /*   8 : NOT rm16 [m:       evex.nf0.nd0.l0.m4.o16 f7 /2      ] LOCK,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(f7) 202 : LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NOT, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12643, 115, 1036},
    /*   9 : NOT reg16? [v+m:       evex.nf0.nd1.l0.m4.o16 f7 /2      ] ND,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(f7) 202 : ZU,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NOT, 1, {REG_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12653, 114, 1036},
    /*  10 : NOT reg32?,rm32 [vm:       evex.nf0.nd1.l0.m4.o32 f7 /2      ] ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(f7) 212 : ZU,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NOT, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+12663, 116, 1037},
    /*  11 : NOT rm32 [m:       evex.nf0.nd0.l0.m4.o32 f7 /2      ] LOCK,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(f7) 202 : WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NOT, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12673, 117, 1037},
    /*  12 : NOT reg32? [v+m:       evex.nf0.nd1.l0.m4.o32 f7 /2      ] ND,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(f7) 202 : ZU,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NOT, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12683, 116, 1037},
    /*  13 : NOT reg64?,rm64 [vm:       evex.nf0.nd1.l0.m4.o64 f7 /2      ] ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(f7) 212 : ZU,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NOT, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+12693, 116, 1038},
    /*  14 : NOT rm64 [m:       evex.nf0.nd0.l0.m4.o64 f7 /2      ] LOCK,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(f7) 202 : WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NOT, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12703, 117, 1038},
    /*  15 : NOT reg64? [v+m:       evex.nf0.nd1.l0.m4.o64 f7 /2      ] ND,ZU,LOCK,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(f7) 202 : ZU,WW,LOCK,LONG,EVEX,PROT,APX,X86_64 */
        {I_NOT, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+12713, 116, 1038},
    /*  16 : NOT kreg8,kreg8* [rm:       vex.l0.0f.ko8 44 /r              ] SM0,ND,SM1,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(44) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_NOT, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65561, 508, 4548},
    /*  17 : NOT kreg8,kreg8* [rm:       evex.l0.0f.ko8 44 /r              ] SM0,ND,SM1,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(44) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_NOT, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29974, 509, 4548},
    /*  18 : NOT kreg8 [r+m:       vex.l0.0f.ko8 44 /r              ] SM0,ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(44) 100 : SM0,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_NOT, 1, {OPMASKREG|BITS8|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65568, 530, 4548},
    /*  19 : NOT kreg8 [r+m:       evex.l0.0f.ko8 44 /r              ] SM0,ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(44) 100 : SM0,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_NOT, 1, {OPMASKREG|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+29983, 531, 4548},
    /*  20 : NOT kreg16,kreg16* [rm:       vex.l0.0f.ko16 44 /r             ] SM0,ND,SM1,ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(44) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_NOT, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65575, 524, 4549},
    /*  21 : NOT kreg16,kreg16* [rm:       evex.l0.0f.ko16 44 /r             ] SM0,ND,SM1,ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(44) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_NOT, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29992, 525, 4549},
    /*  22 : NOT kreg16 [r+m:       vex.l0.0f.ko16 44 /r             ] SM0,ND,ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(44) 100 : SM0,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_NOT, 1, {OPMASKREG|BITS16|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65582, 532, 4549},
    /*  23 : NOT kreg16 [r+m:       evex.l0.0f.ko16 44 /r             ] SM0,ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(44) 100 : SM0,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_NOT, 1, {OPMASKREG|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+30001, 533, 4549},
    /*  24 : NOT kreg32,kreg32* [rm:       vex.l0.0f.ko32 44 /r             ] SM0,ND,SM1,ZU,AVX512BW,FUTURE */
        /* 270(001 201) 001(44) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_NOT, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65589, 512, 4550},
    /*  25 : NOT kreg32,kreg32* [rm:       evex.l0.0f.ko32 44 /r             ] SM0,ND,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(44) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_NOT, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30010, 513, 4550},
    /*  26 : NOT kreg32 [r+m:       vex.l0.0f.ko32 44 /r             ] ND,SM0,ZU,AVX512BW,FUTURE */
        /* 270(001 201) 001(44) 100 : SM0,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_NOT, 1, {OPMASKREG|BITS32|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65596, 534, 4550},
    /*  27 : NOT kreg32 [r+m:       evex.l0.0f.ko32 44 /r             ] ND,SM0,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(44) 100 : SM0,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_NOT, 1, {OPMASKREG|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+30019, 535, 4550},
    /*  28 : NOT kreg64,kreg64* [rm:       vex.l0.0f.ko64 44 /r             ] ND,SM0,SM1,ZU,AVX512BW,FUTURE */
        /* 270(001 200) 001(44) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_NOT, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65603, 512, 4551},
    /*  29 : NOT kreg64,kreg64* [rm:       evex.l0.0f.ko64 44 /r             ] ND,SM0,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(44) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_NOT, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30028, 513, 4551},
    /*  30 : NOT kreg64 [r+m:       vex.l0.0f.ko64 44 /r             ] ND,SM0,ZU,AVX512BW,FUTURE */
        /* 270(001 200) 001(44) 100 : SM0,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_NOT, 1, {OPMASKREG|BITS64|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65610, 534, 4551},
    /*  31 : NOT kreg64 [r+m:       evex.l0.0f.ko64 44 /r             ] ND,SM0,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(44) 100 : SM0,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_NOT, 1, {OPMASKREG|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+30037, 535, 4551},
};

static const struct itemplate instrux_ADCX[6] = {
    /*   0 : ADCX reg32,rm32 [rm:       66 w0 0f38 f6 /r                  ] ZU,FL,ADX,FUTURE */
        /* 361 317 356 001(f6) 110 : NOAPX,ZU,FL,ADX,FUTURE */
        {I_ADCX, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55341, 118, 1041},
    /*   1 : ADCX reg64,rm64 [rm:       66 w1 0f38 f6 /r                  ] ZU,LONG,FL,PROT,ADX,X86_64 */
        /* 361 324 356 001(f6) 110 : NOAPX,ZU,LONG,FL,PROT,ADX,X86_64 */
        {I_ADCX, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55348, 119, 1042},
    /*   2 : ADCX reg32?,reg32,rm32 [vrm:      evex.nd1.l0.66.m4.w0 66 /r        ] ZU,LONG,FL,PROT,APX,ADX,X86_64 */
        /* 240(f4 7d 18) 300 001(66) 121 : ZU,LONG,FL,EVEX,PROT,APX,ADX,X86_64 */
        {I_ADCX, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24376, 120, 1043},
    /*   3 : ADCX reg32,rm32 [rm:      evex.nd0.l0.66.m4.w0 66 /r        ] ZU,LONG,FL,PROT,APX,ADX,X86_64 */
        /* 250(f4 7d 08) 300 001(66) 110 : ZU,LONG,FL,EVEX,PROT,APX,ADX,X86_64 */
        {I_ADCX, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24385, 120, 1043},
    /*   4 : ADCX reg64?,reg64,rm64 [vrm:      evex.nd1.l0.66.m4.w1 66 /r        ] ZU,LONG,FL,PROT,APX,ADX,X86_64 */
        /* 240(f4 fd 18) 300 001(66) 121 : ZU,LONG,FL,EVEX,PROT,APX,ADX,X86_64 */
        {I_ADCX, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24394, 120, 1044},
    /*   5 : ADCX reg64,rm64 [rm:      evex.nd0.l0.66.m4.w1 66 /r        ] ZU,LONG,FL,PROT,APX,ADX,X86_64 */
        /* 250(f4 fd 08) 300 001(66) 110 : ZU,LONG,FL,EVEX,PROT,APX,ADX,X86_64 */
        {I_ADCX, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24403, 120, 1044},
};

static const struct itemplate instrux_ADOX[6] = {
    /*   0 : ADOX reg32,rm32 [rm:       f3 !osp w0 0f38 f6 /r             ] ZU,FL,ADX,FUTURE */
        /* 333 364 317 356 001(f6) 110 : NOAPX,ZU,FL,ADX,FUTURE */
        {I_ADOX, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+51275, 118, 1045},
    /*   1 : ADOX reg64,rm64 [rm:       f3 !osp w1 0f38 f6 /r             ] ZU,LONG,FL,PROT,ADX,X86_64 */
        /* 333 364 324 356 001(f6) 110 : NOAPX,ZU,LONG,FL,PROT,ADX,X86_64 */
        {I_ADOX, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+51283, 119, 1046},
    /*   2 : ADOX reg32?,reg32,rm32 [vrm:      evex.nd1.l0.f3.m4.w0 66 /r        ] ZU,LONG,FL,PROT,APX,ADX,X86_64 */
        /* 240(f4 7e 18) 300 001(66) 121 : ZU,LONG,FL,EVEX,PROT,APX,ADX,X86_64 */
        {I_ADOX, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24412, 120, 1047},
    /*   3 : ADOX reg32,rm32 [rm:      evex.nd0.l0.f3.m4.w0 66 /r        ] ZU,LONG,FL,PROT,APX,ADX,X86_64 */
        /* 250(f4 7e 08) 300 001(66) 110 : ZU,LONG,FL,EVEX,PROT,APX,ADX,X86_64 */
        {I_ADOX, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24421, 120, 1047},
    /*   4 : ADOX reg64?,reg64,rm64 [vrm:      evex.nd1.l0.f3.m4.w1 66 /r        ] ZU,LONG,FL,PROT,APX,ADX,X86_64 */
        /* 240(f4 fe 18) 300 001(66) 121 : ZU,LONG,FL,EVEX,PROT,APX,ADX,X86_64 */
        {I_ADOX, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24430, 120, 1048},
    /*   5 : ADOX reg64,rm64 [rm:      evex.nd0.l0.f3.m4.w1 66 /r        ] ZU,LONG,FL,PROT,APX,ADX,X86_64 */
        /* 250(f4 fe 08) 300 001(66) 110 : ZU,LONG,FL,EVEX,PROT,APX,ADX,X86_64 */
        {I_ADOX, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24439, 120, 1048},
};

static const struct itemplate instrux_SHLD[26] = {
    /*   0 : SHLD rm16,reg16,imm8 [mri:      o16 0f a4 /r ib,u                 ] SM0-1,FL,386 */
        /* 320 355 001(a4) 101 026 : SM0,SM1,FL,386 */
        {I_SHLD, 3, {RM_GPR|BITS16,REG_GPR|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+55355, 29, 1051},
    /*   1 : SHLD rm32,reg32,imm8 [mri:      o32 0f a4 /r ib,u                 ] SM0-1,FL,386 */
        /* 321 355 001(a4) 101 026 : SM0,SM1,FL,386 */
        {I_SHLD, 3, {RM_GPR|BITS32,REG_GPR|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+55362, 29, 1052},
    /*   2 : SHLD rm64,reg64,imm8 [mri:      o64 0f a4 /r ib,u                 ] SM0-1,LONG,FL,PROT,X86_64 */
        /* 324 355 001(a4) 101 026 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_SHLD, 3, {RM_GPR|BITS64,REG_GPR|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+55369, 30, 1053},
    /*   3 : SHLD rm16,reg16,reg_cl [mr-:      o16 0f a5 /r                      ] SM0-1,FL,386 */
        /* 320 355 001(a5) 101 : SM0,SM1,FL,386 */
        {I_SHLD, 3, {RM_GPR|BITS16,REG_GPR|BITS16,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+66783, 29, 1054},
    /*   4 : SHLD rm32,reg32,reg_cl [mr-:      o32 0f a5 /r                      ] SM0-1,FL,386 */
        /* 321 355 001(a5) 101 : SM0,SM1,FL,386 */
        {I_SHLD, 3, {RM_GPR|BITS32,REG_GPR|BITS32,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+66789, 29, 1055},
    /*   5 : SHLD rm64,reg64,reg_cl [mr-:      o64 0f a5 /r                      ] SM0-1,LONG,FL,PROT,X86_64 */
        /* 324 355 001(a5) 101 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_SHLD, 3, {RM_GPR|BITS64,REG_GPR|BITS64,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+66795, 30, 1056},
    /*   6 : SHLD reg16?,rm16,reg16,imm8 [vmri:     evex.nd1.nf.l0.m4.o16 24 /r ib,u  ] SM0,SM1,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(24) 112 027 : SM0,SM1,NF,NF_E,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHLD, 4, {REG_GPR|BITS16,RM_GPR|BITS16,REG_GPR|BITS16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+2169, 94, 1057},
    /*   7 : SHLD rm16,reg16,imm8 [mri:     evex.nd0.nf.l0.m4.o16 24 /r ib,u  ] SM0,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(24) 101 026 : SM0,NF,NF_E,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHLD, 3, {RM_GPR|BITS16,REG_GPR|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+2180, 86, 1057},
    /*   8 : SHLD reg16?,reg16,imm8 [v+mri:     evex.nd1.nf.l0.m4.o16 24 /r ib,u  ] ND,SM0,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(24) 101 026 : SM0,NF,NF_E,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHLD, 3, {REG_GPR|BITS16,REG_GPR|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+2191, 121, 1057},
    /*   9 : SHLD reg32?,rm32,reg32,imm8 [vmri:     evex.nd1.nf.l0.m4.o32 24 /r ib,u  ] SM0,SM1,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(24) 112 027 : SM0,SM1,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHLD, 4, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS32,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+2202, 97, 1058},
    /*  10 : SHLD rm32,reg32,imm8 [mri:     evex.nd0.nf.l0.m4.o32 24 /r ib,u  ] SM0,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(24) 101 026 : SM0,NF,NF_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHLD, 3, {RM_GPR|BITS32,REG_GPR|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+2213, 87, 1058},
    /*  11 : SHLD reg32?,reg32,imm8 [v+mri:     evex.nd1.nf.l0.m4.o32 24 /r ib,u  ] ND,SM0,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(24) 101 026 : SM0,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHLD, 3, {REG_GPR|BITS32,REG_GPR|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+2224, 122, 1058},
    /*  12 : SHLD reg64?,rm64,reg64,imm8 [vmri:     evex.nd1.nf.l0.m4.o64 24 /r ib,u  ] SM0,SM1,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(24) 112 027 : SM0,SM1,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHLD, 4, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS64,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+2235, 97, 1059},
    /*  13 : SHLD rm64,reg64,imm8 [mri:     evex.nd0.nf.l0.m4.o64 24 /r ib,u  ] SM0,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(24) 101 026 : SM0,NF,NF_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHLD, 3, {RM_GPR|BITS64,REG_GPR|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+2246, 87, 1059},
    /*  14 : SHLD reg64?,reg64,imm8 [v+mri:     evex.nd1.nf.l0.m4.o64 24 /r ib,u  ] SM0,ND,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(24) 101 026 : SM0,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHLD, 3, {REG_GPR|BITS64,REG_GPR|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+2257, 122, 1059},
    /*  15 : SHLD reg16?,rm16,reg16,reg_cl [vmr-:     evex.nd1.nf.l0.m4.o16 a5 /r       ] SM0,SM1,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(a5) 112 : SM0,SM1,NF,NF_E,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHLD, 4, {REG_GPR|BITS16,RM_GPR|BITS16,REG_GPR|BITS16,REG_CL,0}, NO_DECORATOR, nasm_bytecodes+12723, 94, 1060},
    /*  16 : SHLD rm16,reg16,reg_cl [mr-:     evex.nd0.nf.l0.m4.o16 a5 /r       ] SM0,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(a5) 101 : SM0,NF,NF_E,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHLD, 3, {RM_GPR|BITS16,REG_GPR|BITS16,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+12733, 86, 1060},
    /*  17 : SHLD reg16?,reg16,reg_cl [v+mr-:     evex.nd1.nf.l0.m4.o16 a5 /r       ] ND,SM0,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(a5) 101 : SM0,NF,NF_E,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHLD, 3, {REG_GPR|BITS16,REG_GPR|BITS16,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+12743, 121, 1060},
    /*  18 : SHLD reg32?,rm32,reg32,reg_cl [vmr-:     evex.nd1.nf.l0.m4.o32 a5 /r       ] SM0,SM1,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(a5) 112 : SM0,SM1,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHLD, 4, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS32,REG_CL,0}, NO_DECORATOR, nasm_bytecodes+12753, 97, 1061},
    /*  19 : SHLD rm32,reg32,reg_cl [mr-:     evex.nd0.nf.l0.m4.o32 a5 /r       ] SM0,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(a5) 101 : SM0,NF,NF_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHLD, 3, {RM_GPR|BITS32,REG_GPR|BITS32,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+12763, 87, 1061},
    /*  20 : SHLD reg32?,reg32,reg_cl [v+mr-:     evex.nd1.nf.l0.m4.o32 a5 /r       ] SM0,ND,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(a5) 101 : SM0,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHLD, 3, {REG_GPR|BITS32,REG_GPR|BITS32,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+12773, 122, 1061},
    /*  21 : SHLD reg64?,rm64,reg64,reg_cl [vmr-:     evex.nd1.nf.l0.m4.o64 a5 /r       ] SM0,SM1,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(a5) 112 : SM0,SM1,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHLD, 4, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS64,REG_CL,0}, NO_DECORATOR, nasm_bytecodes+12783, 97, 1062},
    /*  22 : SHLD rm64,reg64,reg_cl [mr-:     evex.nd0.nf.l0.m4.o64 a5 /r       ] SM0,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(a5) 101 : SM0,NF,NF_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHLD, 3, {RM_GPR|BITS64,REG_GPR|BITS64,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+12793, 87, 1062},
    /*  23 : SHLD reg64?,reg64,reg_cl [v+mr-:     evex.nd1.nf.l0.m4.o64 a5 /r       ] ND,SM0,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(a5) 101 : SM0,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHLD, 3, {REG_GPR|BITS64,REG_GPR|BITS64,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+12803, 122, 1062},
    /*  24 : SHLD kreg32,kreg32,imm8 [rmi:      vex.l0.66.0f3a.w0 33 /r ib       ] ND,ZU,FL,AVX512BW,FUTURE */
        /* 270(003 001) 001(33) 110 022 : NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_SHLD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54731, 540, 4610},
    /*  25 : SHLD kreg32,kreg32,imm8 [rmi:      evex.l0.66.0f3a.w0 33 /r ib       ] ND,ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(33) 110 022 : ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_SHLD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18073, 541, 4610},
};

static const struct itemplate instrux_SHRD[26] = {
    /*   0 : SHRD rm16,reg16,imm8 [mri:      o16 0f ac /r ib,u                 ] SM0-1,FL,386 */
        /* 320 355 001(ac) 101 026 : SM0,SM1,FL,386 */
        {I_SHRD, 3, {RM_GPR|BITS16,REG_GPR|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+55376, 29, 1063},
    /*   1 : SHRD rm32,reg32,imm8 [mri:      o32 0f ac /r ib,u                 ] SM0-1,FL,386 */
        /* 321 355 001(ac) 101 026 : SM0,SM1,FL,386 */
        {I_SHRD, 3, {RM_GPR|BITS32,REG_GPR|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+55383, 29, 1064},
    /*   2 : SHRD rm64,reg64,imm8 [mri:      o64 0f ac /r ib,u                 ] SM0-1,LONG,FL,PROT,X86_64 */
        /* 324 355 001(ac) 101 026 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_SHRD, 3, {RM_GPR|BITS64,REG_GPR|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+55390, 30, 1065},
    /*   3 : SHRD rm16,reg16,reg_cl [mr-:      o16 0f ad /r                      ] SM0-1,FL,386 */
        /* 320 355 001(ad) 101 : SM0,SM1,FL,386 */
        {I_SHRD, 3, {RM_GPR|BITS16,REG_GPR|BITS16,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+66801, 29, 1066},
    /*   4 : SHRD rm32,reg32,reg_cl [mr-:      o32 0f ad /r                      ] SM0-1,FL,386 */
        /* 321 355 001(ad) 101 : SM0,SM1,FL,386 */
        {I_SHRD, 3, {RM_GPR|BITS32,REG_GPR|BITS32,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+66807, 29, 1067},
    /*   5 : SHRD rm64,reg64,reg_cl [mr-:      o64 0f ad /r                      ] SM0-1,LONG,FL,PROT,X86_64 */
        /* 324 355 001(ad) 101 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_SHRD, 3, {RM_GPR|BITS64,REG_GPR|BITS64,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+66813, 30, 1068},
    /*   6 : SHRD reg16?,rm16,reg16,imm8 [vmri:     evex.nd1.nf.l0.m4.o16 2c /r ib,u  ] SM0,SM1,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(2c) 112 027 : SM0,SM1,NF,NF_E,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHRD, 4, {REG_GPR|BITS16,RM_GPR|BITS16,REG_GPR|BITS16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+2268, 94, 1069},
    /*   7 : SHRD rm16,reg16,imm8 [mri:     evex.nd0.nf.l0.m4.o16 2c /r ib,u  ] SM0,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(2c) 101 026 : SM0,NF,NF_E,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHRD, 3, {RM_GPR|BITS16,REG_GPR|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+2279, 86, 1069},
    /*   8 : SHRD reg16?,reg16,imm8 [v+mri:     evex.nd1.nf.l0.m4.o16 2c /r ib,u  ] SM0,ND,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(2c) 101 026 : SM0,NF,NF_E,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHRD, 3, {REG_GPR|BITS16,REG_GPR|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+2290, 121, 1069},
    /*   9 : SHRD reg32?,rm32,reg32,imm8 [vmri:     evex.nd1.nf.l0.m4.o32 2c /r ib,u  ] SM0,SM1,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(2c) 112 027 : SM0,SM1,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHRD, 4, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS32,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+2301, 97, 1070},
    /*  10 : SHRD rm32,reg32,imm8 [mri:     evex.nd0.nf.l0.m4.o32 2c /r ib,u  ] SM0,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(2c) 101 026 : SM0,NF,NF_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHRD, 3, {RM_GPR|BITS32,REG_GPR|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+2312, 87, 1070},
    /*  11 : SHRD reg32?,reg32,imm8 [v+mri:     evex.nd1.nf.l0.m4.o32 2c /r ib,u  ] SM0,ND,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(2c) 101 026 : SM0,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHRD, 3, {REG_GPR|BITS32,REG_GPR|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+2323, 122, 1070},
    /*  12 : SHRD reg64?,rm64,reg64,imm8 [vmri:     evex.nd1.nf.l0.m4.o64 2c /r ib,u  ] SM0,SM1,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(2c) 112 027 : SM0,SM1,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHRD, 4, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS64,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+2334, 97, 1071},
    /*  13 : SHRD rm64,reg64,imm8 [mri:     evex.nd0.nf.l0.m4.o64 2c /r ib,u  ] SM0,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(2c) 101 026 : SM0,NF,NF_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHRD, 3, {RM_GPR|BITS64,REG_GPR|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+2345, 87, 1071},
    /*  14 : SHRD reg64?,reg64,imm8 [v+mri:     evex.nd1.nf.l0.m4.o64 2c /r ib,u  ] ND,SM0,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(2c) 101 026 : SM0,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHRD, 3, {REG_GPR|BITS64,REG_GPR|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+2356, 122, 1071},
    /*  15 : SHRD reg16?,rm16,reg16,reg_cl [vmr-:     evex.nd1.nf.l0.m4.o16 ad /r       ] SM0,SM1,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(ad) 112 : SM0,SM1,NF,NF_E,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHRD, 4, {REG_GPR|BITS16,RM_GPR|BITS16,REG_GPR|BITS16,REG_CL,0}, NO_DECORATOR, nasm_bytecodes+12813, 94, 1072},
    /*  16 : SHRD rm16,reg16,reg_cl [mr-:     evex.nd0.nf.l0.m4.o16 ad /r       ] SM0,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(ad) 101 : SM0,NF,NF_E,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHRD, 3, {RM_GPR|BITS16,REG_GPR|BITS16,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+12823, 86, 1072},
    /*  17 : SHRD reg16?,reg16,reg_cl [v+mr-:     evex.nd1.nf.l0.m4.o16 ad /r       ] ND,SM0,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(ad) 101 : SM0,NF,NF_E,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHRD, 3, {REG_GPR|BITS16,REG_GPR|BITS16,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+12833, 121, 1072},
    /*  18 : SHRD reg32?,rm32,reg32,reg_cl [vmr-:     evex.nd1.nf.l0.m4.o32 ad /r       ] SM0,SM1,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(ad) 112 : SM0,SM1,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHRD, 4, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS32,REG_CL,0}, NO_DECORATOR, nasm_bytecodes+12843, 97, 1073},
    /*  19 : SHRD rm32,reg32,reg_cl [mr-:     evex.nd0.nf.l0.m4.o32 ad /r       ] SM0,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(ad) 101 : SM0,NF,NF_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHRD, 3, {RM_GPR|BITS32,REG_GPR|BITS32,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+12853, 87, 1073},
    /*  20 : SHRD reg32?,reg32,reg_cl [v+mr-:     evex.nd1.nf.l0.m4.o32 ad /r       ] ND,SM0,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(ad) 101 : SM0,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHRD, 3, {REG_GPR|BITS32,REG_GPR|BITS32,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+12863, 122, 1073},
    /*  21 : SHRD reg64?,rm64,reg64,reg_cl [vmr-:     evex.nd1.nf.l0.m4.o64 ad /r       ] SM0,SM1,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(ad) 112 : SM0,SM1,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHRD, 4, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS64,REG_CL,0}, NO_DECORATOR, nasm_bytecodes+12873, 97, 1074},
    /*  22 : SHRD rm64,reg64,reg_cl [mr-:     evex.nd0.nf.l0.m4.o64 ad /r       ] SM0,NF,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(ad) 101 : SM0,NF,NF_E,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHRD, 3, {RM_GPR|BITS64,REG_GPR|BITS64,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+12883, 87, 1074},
    /*  23 : SHRD reg64?,reg64,reg_cl [v+mr-:     evex.nd1.nf.l0.m4.o64 ad /r       ] SM0,ND,NF,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(ad) 101 : SM0,NF,NF_E,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_SHRD, 3, {REG_GPR|BITS64,REG_GPR|BITS64,REG_CL,0,0}, NO_DECORATOR, nasm_bytecodes+12893, 122, 1074},
    /*  24 : SHRD kreg32,kreg32,imm8 [rmi:      vex.l0.66.0f3a.w0 31 /r ib       ] ND,ZU,FL,AVX512BW,FUTURE */
        /* 270(003 001) 001(31) 110 022 : NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_SHRD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54763, 540, 4642},
    /*  25 : SHRD kreg32,kreg32,imm8 [rmi:      evex.l0.66.0f3a.w0 31 /r ib       ] ND,ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(31) 110 022 : ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_SHRD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18113, 541, 4642},
};

static const struct itemplate instrux_BT[6] = {
    /*   0 : BT rm16,reg16 [mr:       o16 0f a3 /r                      ] SM0-1,FL,386 */
        /* 320 355 001(a3) 101 : SM0,SM1,FL,386 */
        {I_BT, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66819, 29, 1077},
    /*   1 : BT rm32,reg32 [mr:       o32 0f a3 /r                      ] SM0-1,FL,386 */
        /* 321 355 001(a3) 101 : SM0,SM1,FL,386 */
        {I_BT, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66825, 29, 1078},
    /*   2 : BT rm64,reg64 [mr:       o64 0f a3 /r                      ] SM0-1,LONG,FL,PROT,X86_64 */
        /* 324 355 001(a3) 101 : SM0,SM1,LONG,FL,PROT,X86_64 */
        {I_BT, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+66831, 30, 1079},
    /*   3 : BT rm16,imm8 [mi:       o16 0f ba /4 ib,u                 ] FL,386 */
        /* 320 355 001(ba) 204 025 : FL,386 */
        {I_BT, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+55397, 57, 1080},
    /*   4 : BT rm32,imm8 [mi:       o32 0f ba /4 ib,u                 ] FL,386 */
        /* 321 355 001(ba) 204 025 : FL,386 */
        {I_BT, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+55404, 57, 1081},
    /*   5 : BT rm64,imm8 [mi:       o64 0f ba /4 ib,u                 ] LONG,FL,PROT,X86_64 */
        /* 324 355 001(ba) 204 025 : LONG,FL,PROT,X86_64 */
        {I_BT, 2, {RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+55411, 58, 1082},
};

static const struct itemplate instrux_BTC[6] = {
    /*   0 : BTC rm16,reg16 [mr:       o16 0f bb /r                      ] SM0-1,LOCK,FL,386 */
        /* 320 355 001(bb) 101 : SM0,SM1,LOCK,FL,386 */
        {I_BTC, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66837, 26, 1083},
    /*   1 : BTC rm32,reg32 [mr:       o32 0f bb /r                      ] SM0-1,LOCK,FL,386 */
        /* 321 355 001(bb) 101 : SM0,SM1,LOCK,FL,386 */
        {I_BTC, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66843, 26, 1084},
    /*   2 : BTC rm64,reg64 [mr:       o64 0f bb /r                      ] SM0-1,LOCK,LONG,FL,PROT,X86_64 */
        /* 324 355 001(bb) 101 : SM0,SM1,LOCK,LONG,FL,PROT,X86_64 */
        {I_BTC, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+66849, 27, 1085},
    /*   3 : BTC rm16,imm8 [mi:       o16 0f ba /7 ib,u                 ] LOCK,FL,386 */
        /* 320 355 001(ba) 207 025 : LOCK,FL,386 */
        {I_BTC, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+55418, 77, 1086},
    /*   4 : BTC rm32,imm8 [mi:       o32 0f ba /7 ib,u                 ] LOCK,FL,386 */
        /* 321 355 001(ba) 207 025 : LOCK,FL,386 */
        {I_BTC, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+55425, 77, 1087},
    /*   5 : BTC rm64,imm8 [mi:       o64 0f ba /7 ib,u                 ] LOCK,LONG,FL,PROT,X86_64 */
        /* 324 355 001(ba) 207 025 : LOCK,LONG,FL,PROT,X86_64 */
        {I_BTC, 2, {RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+55432, 78, 1088},
};

static const struct itemplate instrux_BTR[6] = {
    /*   0 : BTR rm16,reg16 [mr:       o16 0f b3 /r                      ] SM0-1,LOCK,FL,386 */
        /* 320 355 001(b3) 101 : SM0,SM1,LOCK,FL,386 */
        {I_BTR, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66855, 26, 1089},
    /*   1 : BTR rm32,reg32 [mr:       o32 0f b3 /r                      ] SM0-1,LOCK,FL,386 */
        /* 321 355 001(b3) 101 : SM0,SM1,LOCK,FL,386 */
        {I_BTR, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66861, 26, 1090},
    /*   2 : BTR rm64,reg64 [mr:       o64 0f b3 /r                      ] SM0-1,LOCK,LONG,FL,PROT,X86_64 */
        /* 324 355 001(b3) 101 : SM0,SM1,LOCK,LONG,FL,PROT,X86_64 */
        {I_BTR, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+66867, 27, 1091},
    /*   3 : BTR rm16,imm8 [mi:       o16 0f ba /6 ib,u                 ] LOCK,FL,386 */
        /* 320 355 001(ba) 206 025 : LOCK,FL,386 */
        {I_BTR, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+55439, 77, 1092},
    /*   4 : BTR rm32,imm8 [mi:       o32 0f ba /6 ib,u                 ] LOCK,FL,386 */
        /* 321 355 001(ba) 206 025 : LOCK,FL,386 */
        {I_BTR, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+55446, 77, 1093},
    /*   5 : BTR rm64,imm8 [mi:       o64 0f ba /6 ib,u                 ] LOCK,LONG,FL,PROT,X86_64 */
        /* 324 355 001(ba) 206 025 : LOCK,LONG,FL,PROT,X86_64 */
        {I_BTR, 2, {RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+55453, 78, 1094},
};

static const struct itemplate instrux_BTS[6] = {
    /*   0 : BTS rm16,reg16 [mr:       o16 0f ab /r                      ] SM0-1,LOCK,FL,386 */
        /* 320 355 001(ab) 101 : SM0,SM1,LOCK,FL,386 */
        {I_BTS, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66873, 26, 1095},
    /*   1 : BTS rm32,reg32 [mr:       o32 0f ab /r                      ] SM0-1,LOCK,FL,386 */
        /* 321 355 001(ab) 101 : SM0,SM1,LOCK,FL,386 */
        {I_BTS, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66879, 26, 1096},
    /*   2 : BTS rm64,reg64 [mr:       o64 0f ab /r                      ] SM0-1,LOCK,LONG,FL,PROT,X86_64 */
        /* 324 355 001(ab) 101 : SM0,SM1,LOCK,LONG,FL,PROT,X86_64 */
        {I_BTS, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+66885, 27, 1097},
    /*   3 : BTS rm16,imm8 [mi:       o16 0f ba /5 ib,u                 ] LOCK,FL,386 */
        /* 320 355 001(ba) 205 025 : LOCK,FL,386 */
        {I_BTS, 2, {RM_GPR|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+55460, 77, 1098},
    /*   4 : BTS rm32,imm8 [mi:       o32 0f ba /5 ib,u                 ] LOCK,FL,386 */
        /* 321 355 001(ba) 205 025 : LOCK,FL,386 */
        {I_BTS, 2, {RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+55467, 77, 1099},
    /*   5 : BTS rm64,imm8 [mi:       o64 0f ba /5 ib,u                 ] LOCK,LONG,FL,PROT,X86_64 */
        /* 324 355 001(ba) 205 025 : LOCK,LONG,FL,PROT,X86_64 */
        {I_BTS, 2, {RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+55474, 78, 1100},
};

static const struct itemplate instrux_BSF[3] = {
    /*   0 : BSF reg16,rm16 [rm:       o16 nof3 0f bc /r                 ] SM0-1,386 */
        /* 320 326 355 001(bc) 110 : SM0,SM1,386 */
        {I_BSF, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55481, 13, 1102},
    /*   1 : BSF reg32,rm32 [rm:       o32 nof3 0f bc /r                 ] SM0-1,386 */
        /* 321 326 355 001(bc) 110 : SM0,SM1,386 */
        {I_BSF, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+55488, 13, 1103},
    /*   2 : BSF reg64,rm64 [rm:       o64 nof3 0f bc /r                 ] SM0-1,LONG,PROT,X86_64 */
        /* 324 326 355 001(bc) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_BSF, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+55495, 14, 1104},
};

static const struct itemplate instrux_BSR[3] = {
    /*   0 : BSR reg16,rm16 [rm:       o16 nof3 0f bd /r                 ] SM0-1,386 */
        /* 320 326 355 001(bd) 110 : SM0,SM1,386 */
        {I_BSR, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55502, 13, 1105},
    /*   1 : BSR reg32,rm32 [rm:       o32 nof3 0f bd /r                 ] SM0-1,386 */
        /* 321 326 355 001(bd) 110 : SM0,SM1,386 */
        {I_BSR, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+55509, 13, 1106},
    /*   2 : BSR reg64,rm64 [rm:       o64 nof3 0f bd /r                 ] SM0-1,LONG,PROT,X86_64 */
        /* 324 326 355 001(bd) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_BSR, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+55516, 14, 1107},
};

static const struct itemplate instrux_IBTS[2] = {
    /*   0 : IBTS rm16,reg16 [mr:       o16 0f a7 /r                      ] ND,NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,386 */
        /* 320 355 001(a7) 101 : NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,386 */
        {I_IBTS, 2, {RM_GPR|BITS16|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66891, 123, 1110},
    /*   1 : IBTS rm32,reg32 [mr:       o32 0f a7 /r                      ] ND,NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,386 */
        /* 321 355 001(a7) 101 : NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,386 */
        {I_IBTS, 2, {RM_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66897, 123, 1111},
};

static const struct itemplate instrux_XBTS[2] = {
    /*   0 : XBTS rm16,reg16 [mr:       o16 0f a6 /r                      ] ND,NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,386 */
        /* 320 355 001(a6) 101 : NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,386 */
        {I_XBTS, 2, {RM_GPR|BITS16|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66903, 123, 1112},
    /*   1 : XBTS rm32,reg32 [mr:       o32 0f a6 /r                      ] ND,NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,386 */
        /* 321 355 001(a6) 101 : NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,386 */
        {I_XBTS, 2, {RM_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66909, 123, 1113},
};

static const struct itemplate instrux_LZCNT[6] = {
    /*   0 : LZCNT reg16,rm16 [rm:       o16 f3i 0f bd /r                  ] SM0-1,FL,LZCNT,FUTURE */
        /* 320 333 355 001(bd) 110 : SM0,SM1,FL,LZCNT,FUTURE */
        {I_LZCNT, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55523, 124, 1116},
    /*   1 : LZCNT reg32,rm32 [rm:       o32 f3i 0f bd /r                  ] SM0-1,FL,LZCNT,FUTURE */
        /* 321 333 355 001(bd) 110 : SM0,SM1,FL,LZCNT,FUTURE */
        {I_LZCNT, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+55530, 124, 1117},
    /*   2 : LZCNT reg64,rm64 [rm:       o64 f3i 0f bd /r                  ] SM0-1,LONG,FL,PROT,LZCNT,X86_64 */
        /* 324 333 355 001(bd) 110 : SM0,SM1,LONG,FL,PROT,LZCNT,X86_64 */
        {I_LZCNT, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+55537, 125, 1118},
    /*   3 : LZCNT reg16,rm16 [rm:       evex.nd0.nf.l0.m4.o16 f5 /r       ] SM0-1,NF,LONG,PROT,APX,LZCNT,X86_64 */
        /* 250(f4 7d 08) 300 320 001(f5) 110 : SM0,SM1,NF,NF_E,LONG,EVEX,PROT,APX,LZCNT,X86_64 */
        {I_LZCNT, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+12903, 126, 1119},
    /*   4 : LZCNT reg32,rm32 [rm:       evex.nd0.nf.l0.m4.o32 f5 /r       ] SM0-1,NF,LONG,PROT,APX,LZCNT,X86_64 */
        /* 250(f4 7c 08) 300 321 001(f5) 110 : SM0,SM1,NF,NF_E,WW,LONG,EVEX,PROT,APX,LZCNT,X86_64 */
        {I_LZCNT, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+12913, 127, 1120},
    /*   5 : LZCNT reg64,rm64 [rm:       evex.nd0.nf.l0.m4.o64 f5 /r       ] SM0-1,NF,LONG,PROT,APX,LZCNT,X86_64 */
        /* 250(f4 fc 08) 300 324 001(f5) 110 : SM0,SM1,NF,NF_E,WW,LONG,EVEX,PROT,APX,LZCNT,X86_64 */
        {I_LZCNT, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+12923, 127, 1121},
};

static const struct itemplate instrux_TZCNT[6] = {
    /*   0 : TZCNT reg16,rm16 [rm:       o16 f3i 0f bc /r                  ] SM0-1,FL,BMI1,FUTURE */
        /* 320 333 355 001(bc) 110 : SM0,SM1,FL,BMI1,FUTURE */
        {I_TZCNT, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55544, 128, 1122},
    /*   1 : TZCNT reg32,rm32 [rm:       o32 f3i 0f bc /r                  ] SM0-1,FL,BMI1,FUTURE */
        /* 321 333 355 001(bc) 110 : SM0,SM1,FL,BMI1,FUTURE */
        {I_TZCNT, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+55551, 128, 1123},
    /*   2 : TZCNT reg64,rm64 [rm:       o64 f3i 0f bc /r                  ] SM0-1,LONG,FL,PROT,BMI1,X86_64 */
        /* 324 333 355 001(bc) 110 : SM0,SM1,LONG,FL,PROT,BMI1,X86_64 */
        {I_TZCNT, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+55558, 129, 1124},
    /*   3 : TZCNT reg16,rm16 [rm:       evex.nd0.nf.l0.m4.o16 f4 /r       ] SM0-1,NF,LONG,PROT,BMI1,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(f4) 110 : SM0,SM1,NF,NF_E,LONG,EVEX,PROT,BMI1,APX,X86_64 */
        {I_TZCNT, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+12933, 130, 1125},
    /*   4 : TZCNT reg32,rm32 [rm:       evex.nd0.nf.l0.m4.o32 f4 /r       ] SM0-1,NF,LONG,PROT,BMI1,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(f4) 110 : SM0,SM1,NF,NF_E,WW,LONG,EVEX,PROT,BMI1,APX,X86_64 */
        {I_TZCNT, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+12943, 131, 1126},
    /*   5 : TZCNT reg64,rm64 [rm:       evex.nd0.nf.l0.m4.o64 f4 /r       ] SM0-1,NF,LONG,PROT,BMI1,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(f4) 110 : SM0,SM1,NF,NF_E,WW,LONG,EVEX,PROT,BMI1,APX,X86_64 */
        {I_TZCNT, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+12953, 131, 1127},
};

static const struct itemplate instrux_ANDN[24] = {
    /*   0 : ANDN reg32,reg32*,rm32 [rvm:      vex.nds.lz.0f38.w0 f2 /r          ] SM0,SM1,SM2,FL,BMI1,FUTURE */
        /* 261(002 000) 001(f2) 120 : SM0,SM1,SM2,NOAPX,FL,VEX,BMI1,FUTURE */
        {I_ANDN, 3, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55565, 132, 1129},
    /*   1 : ANDN reg32,rm32 [r+vm:      vex.nds.lz.0f38.w0 f2 /r          ] SM0,ND,SM1,FL,BMI1,FUTURE */
        /* 260(002 000) 001(f2) 110 : SM0,SM1,NOAPX,FL,VEX,BMI1,FUTURE */
        {I_ANDN, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55572, 133, 1129},
    /*   2 : ANDN reg64,reg64*,rm64 [rvm:      vex.nds.lz.0f38.w1 f2 /r          ] SM0,SM1,SM2,LONG,FL,PROT,BMI1,X86_64 */
        /* 261(002 200) 001(f2) 120 : SM0,SM1,SM2,NOAPX,LONG,FL,VEX,PROT,BMI1,X86_64 */
        {I_ANDN, 3, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55579, 134, 1130},
    /*   3 : ANDN reg64,rm64 [r+vm:      vex.nds.lz.0f38.w1 f2 /r          ] SM0,ND,SM1,LONG,FL,PROT,BMI1,X86_64 */
        /* 260(002 200) 001(f2) 110 : SM0,SM1,NOAPX,LONG,FL,VEX,PROT,BMI1,X86_64 */
        {I_ANDN, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55586, 135, 1130},
    /*   4 : ANDN reg32,reg32*,rm32 [rvm:      evex.np.nf.lz.0f38.w0 f2 /r       ] SM0,SM1,SM2,NF,LONG,PROT,BMI1,APX,X86_64 */
        /* 241(f2 7c 08) 300 001(f2) 120 : SM0,SM1,SM2,NF,NF_E,LONG,EVEX,PROT,BMI1,APX,X86_64 */
        {I_ANDN, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24448, 136, 1131},
    /*   5 : ANDN reg32,rm32 [r+vm:      evex.np.nf.lz.0f38.w0 f2 /r       ] SM0,ND,SM1,NF,LONG,PROT,BMI1,APX,X86_64 */
        /* 240(f2 7c 08) 300 001(f2) 110 : SM0,SM1,NF,NF_E,LONG,EVEX,PROT,BMI1,APX,X86_64 */
        {I_ANDN, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24457, 130, 1131},
    /*   6 : ANDN reg64,reg64*,rm64 [rvm:      evex.np.nf.lz.0f38.w1 f2 /r       ] SM0,SM1,SM2,NF,LONG,PROT,BMI1,APX,X86_64 */
        /* 241(f2 fc 08) 300 001(f2) 120 : SM0,SM1,SM2,NF,NF_E,LONG,EVEX,PROT,BMI1,APX,X86_64 */
        {I_ANDN, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24466, 136, 1132},
    /*   7 : ANDN reg64,rm64 [r+vm:      evex.np.nf.lz.0f38.w1 f2 /r       ] SM0,ND,SM1,NF,LONG,PROT,BMI1,APX,X86_64 */
        /* 240(f2 fc 08) 300 001(f2) 110 : SM0,SM1,NF,NF_E,LONG,EVEX,PROT,BMI1,APX,X86_64 */
        {I_ANDN, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24475, 130, 1132},
    /*   8 : ANDN kreg8,kreg8*,kreg8 [rvm:      vex.l1.0f.ko8 42 /r              ] SM0,ND,SM1,SM2,ZU,FL,AVX512DQ,FUTURE */
        /* 261(001 005) 001(42) 120 : SM0,SM1,SM2,NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_ANDN, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65505, 514, 4532},
    /*   9 : ANDN kreg8,kreg8*,kreg8 [rvm:      evex.l1.0f.ko8 42 /r              ] SM0,ND,SM1,SM2,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(42) 120 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_ANDN, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+29902, 515, 4532},
    /*  10 : ANDN kreg8,kreg8 [r+vm:      vex.l1.0f.ko8 42 /r              ] ND,SM0,SM1,ZU,FL,AVX512DQ,FUTURE */
        /* 260(001 005) 001(42) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_ANDN, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65512, 516, 4532},
    /*  11 : ANDN kreg8,kreg8 [r+vm:      evex.l1.0f.ko8 42 /r              ] ND,SM0,SM1,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(42) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_ANDN, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29911, 517, 4532},
    /*  12 : ANDN kreg16,kreg16*,kreg16 [rvm:      vex.l1.0f.ko16 42 /r             ] SM0,ND,SM1,SM2,ZU,FL,AVX512F,FUTURE */
        /* 261(001 004) 001(42) 120 : SM0,SM1,SM2,NOAPX,ZU,FL,VEX,AVX512F,FUTURE */
        {I_ANDN, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65519, 526, 4533},
    /*  13 : ANDN kreg16,kreg16*,kreg16 [rvm:      evex.l1.0f.ko16 42 /r             ] SM0,ND,SM1,SM2,ZU,FL,AVX512F,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(42) 120 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_ANDN, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+29920, 527, 4533},
    /*  14 : ANDN kreg16,kreg16 [r+vm:      vex.l1.0f.ko16 42 /r             ] SM0,ND,SM1,ZU,FL,AVX512F,FUTURE */
        /* 260(001 004) 001(42) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512F,FUTURE */
        {I_ANDN, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65526, 528, 4533},
    /*  15 : ANDN kreg16,kreg16 [r+vm:      evex.l1.0f.ko16 42 /r             ] SM0,ND,SM1,ZU,FL,AVX512F,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(42) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_ANDN, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29929, 529, 4533},
    /*  16 : ANDN kreg32,kreg32*,kreg32 [rvm:      vex.l1.0f.ko32 42 /r             ] SM0,ND,SM1,SM2,ZU,FL,AVX512BW,FUTURE */
        /* 261(001 205) 001(42) 120 : SM0,SM1,SM2,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_ANDN, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65533, 518, 4534},
    /*  17 : ANDN kreg32,kreg32*,kreg32 [rvm:      evex.l1.0f.ko32 42 /r             ] SM0,ND,SM1,SM2,ZU,FL,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(42) 120 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ANDN, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+29938, 519, 4534},
    /*  18 : ANDN kreg32,kreg32 [r+vm:      vex.l1.0f.ko32 42 /r             ] ND,SM0,SM1,ZU,FL,AVX512BW,FUTURE */
        /* 260(001 205) 001(42) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_ANDN, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65540, 520, 4534},
    /*  19 : ANDN kreg32,kreg32 [r+vm:      evex.l1.0f.ko32 42 /r             ] ND,SM0,SM1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(42) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ANDN, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29947, 521, 4534},
    /*  20 : ANDN kreg64,kreg64*,kreg64 [rvm:      vex.l1.0f.ko64 42 /r             ] ND,SM0,SM1,SM2,ZU,FL,AVX512BW,FUTURE */
        /* 261(001 204) 001(42) 120 : SM0,SM1,SM2,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_ANDN, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65547, 518, 4535},
    /*  21 : ANDN kreg64,kreg64*,kreg64 [rvm:      evex.l1.0f.ko64 42 /r             ] ND,SM0,SM1,SM2,ZU,FL,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(42) 120 : SM0,SM1,SM2,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ANDN, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+29956, 519, 4535},
    /*  22 : ANDN kreg64,kreg64 [r+vm:      vex.l1.0f.ko64 42 /r             ] SM0,ND,SM1,ZU,FL,AVX512BW,FUTURE */
        /* 260(001 204) 001(42) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_ANDN, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65554, 520, 4535},
    /*  23 : ANDN kreg64,kreg64 [r+vm:      evex.l1.0f.ko64 42 /r             ] SM0,ND,SM1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(42) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ANDN, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29965, 521, 4535},
};

static const struct itemplate instrux_BEXTR[12] = {
    /*   0 : BEXTR reg32,rm32*,reg32 [rmv:      vex.nds.lz.0f38.w0 f7 /r          ] SM0,SM1,SM2,FL,BMI1,FUTURE */
        /* 262(002 000) 001(f7) 110 : SM0,SM1,SM2,NOAPX,FL,VEX,BMI1,FUTURE */
        {I_BEXTR, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55593, 132, 1133},
    /*   1 : BEXTR reg32,reg32 [r+mv:      vex.nds.lz.0f38.w0 f7 /r          ] SM0,ND,SM1,FL,BMI1,FUTURE */
        /* 261(002 000) 001(f7) 100 : SM0,SM1,NOAPX,FL,VEX,BMI1,FUTURE */
        {I_BEXTR, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55600, 133, 1133},
    /*   2 : BEXTR reg64,rm64*,reg64 [rmv:      vex.nds.lz.0f38.w1 f7 /r          ] SM0,SM1,SM2,LONG,FL,PROT,BMI1,X86_64 */
        /* 262(002 200) 001(f7) 110 : SM0,SM1,SM2,NOAPX,LONG,FL,VEX,PROT,BMI1,X86_64 */
        {I_BEXTR, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55607, 134, 1134},
    /*   3 : BEXTR reg64,reg64 [r+mv:      vex.nds.lz.0f38.w1 f7 /r          ] ND,SM0,SM1,LONG,FL,PROT,BMI1,X86_64 */
        /* 261(002 200) 001(f7) 100 : SM0,SM1,NOAPX,LONG,FL,VEX,PROT,BMI1,X86_64 */
        {I_BEXTR, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55614, 135, 1134},
    /*   4 : BEXTR reg32,rm32*,reg32 [rmv:      evex.np.nf.lz.0f38.w0 f7 /r       ] SM0,SM1,SM2,NF,LONG,PROT,BMI1,APX,X86_64 */
        /* 242(f2 7c 08) 300 001(f7) 110 : SM0,SM1,SM2,NF,NF_E,LONG,EVEX,PROT,BMI1,APX,X86_64 */
        {I_BEXTR, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24484, 136, 1135},
    /*   5 : BEXTR reg32,reg32 [r+mv:      evex.np.nf.lz.0f38.w0 f7 /r       ] ND,SM0,SM1,NF,LONG,PROT,BMI1,APX,X86_64 */
        /* 241(f2 7c 08) 300 001(f7) 100 : SM0,SM1,NF,NF_E,LONG,EVEX,PROT,BMI1,APX,X86_64 */
        {I_BEXTR, 2, {REG_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24493, 130, 1135},
    /*   6 : BEXTR reg64,rm64*,reg64 [rmv:      evex.np.nf.lz.0f38.w1 f7 /r       ] SM0,SM1,SM2,NF,LONG,PROT,BMI1,APX,X86_64 */
        /* 242(f2 fc 08) 300 001(f7) 110 : SM0,SM1,SM2,NF,NF_E,LONG,EVEX,PROT,BMI1,APX,X86_64 */
        {I_BEXTR, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24502, 136, 1136},
    /*   7 : BEXTR reg64,reg64 [r+mv:      evex.np.nf.lz.0f38.w1 f7 /r       ] SM0,ND,SM1,NF,LONG,PROT,BMI1,APX,X86_64 */
        /* 241(f2 fc 08) 300 001(f7) 100 : SM0,SM1,NF,NF_E,LONG,EVEX,PROT,BMI1,APX,X86_64 */
        {I_BEXTR, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24511, 130, 1136},
    /*   8 : BEXTR reg32,rm32*,imm32 [rmi:      xop.m10.lz.w0 10 /r id            ] SM0,SM1,FL,TBM,OBSOLETE,FUTURE,AMD */
        /* 270(112 000) 001(10) 110 042 : SM0,SM1,NOAPX,FL,VEX,TBM,OBSOLETE,FUTURE,AMD */
        {I_BEXTR, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+51291, 147, 1159},
    /*   9 : BEXTR reg32,imm32 [r+mi:      xop.m10.lz.w0 10 /r id            ] SM0,ND,FL,TBM,OBSOLETE,FUTURE,AMD */
        /* 270(112 000) 001(10) 100 041 : SM0,NOAPX,FL,VEX,TBM,OBSOLETE,FUTURE,AMD */
        {I_BEXTR, 2, {REG_GPR|BITS32|RN_L16,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+51299, 148, 1159},
    /*  10 : BEXTR reg64,rm64*,imm32 [rmi:      xop.m10.lz.w1 10 /r id            ] SM0,SM1,LONG,FL,PROT,TBM,OBSOLETE,X86_64,AMD */
        /* 270(112 200) 001(10) 110 042 : SM0,SM1,NOAPX,LONG,FL,VEX,PROT,TBM,OBSOLETE,X86_64,AMD */
        {I_BEXTR, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+51307, 149, 1160},
    /*  11 : BEXTR reg64,imm32 [r+mi:      xop.m10.lz.w1 10 /r id            ] ND,SM0,LONG,FL,PROT,TBM,OBSOLETE,X86_64,AMD */
        /* 270(112 200) 001(10) 100 041 : SM0,NOAPX,LONG,FL,VEX,PROT,TBM,OBSOLETE,X86_64,AMD */
        {I_BEXTR, 2, {REG_GPR|BITS64|RN_L16,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+51315, 150, 1160},
};

static const struct itemplate instrux_BLSMSK[4] = {
    /*   0 : BLSMSK reg32,rm32 [vm:       vex.ndd.lz.0f38.w0 f3 /2          ] SM0-1,FL,BMI1,FUTURE */
        /* 260(002 000) 001(f3) 212 : SM0,SM1,NOAPX,FL,VEX,BMI1,FUTURE */
        {I_BLSMSK, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55621, 133, 1137},
    /*   1 : BLSMSK reg64,rm64 [vm:       vex.ndd.lz.0f38.w1 f3 /2          ] SM0-1,LONG,FL,PROT,BMI1,X86_64 */
        /* 260(002 200) 001(f3) 212 : SM0,SM1,NOAPX,LONG,FL,VEX,PROT,BMI1,X86_64 */
        {I_BLSMSK, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55628, 135, 1138},
    /*   2 : BLSMSK reg32,rm32 [vm:       evex.np.nf.lz.0f38.w0 f3 /2       ] SM0-1,NF,LONG,PROT,BMI1,APX,X86_64 */
        /* 240(f2 7c 08) 300 001(f3) 212 : SM0,SM1,NF,NF_E,LONG,EVEX,PROT,BMI1,APX,X86_64 */
        {I_BLSMSK, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24520, 130, 1139},
    /*   3 : BLSMSK reg64,rm64 [vm:       evex.np.nf.lz.0f38.w1 f3 /2       ] SM0-1,NF,LONG,PROT,BMI1,APX,X86_64 */
        /* 240(f2 fc 08) 300 001(f3) 212 : SM0,SM1,NF,NF_E,LONG,EVEX,PROT,BMI1,APX,X86_64 */
        {I_BLSMSK, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24529, 130, 1140},
};

static const struct itemplate instrux_BLSR[4] = {
    /*   0 : BLSR reg32,rm32 [vm:       vex.ndd.lz.0f38.w0 f3 /1          ] SM0-1,FL,BMI1,FUTURE */
        /* 260(002 000) 001(f3) 211 : SM0,SM1,NOAPX,FL,VEX,BMI1,FUTURE */
        {I_BLSR, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55635, 133, 1141},
    /*   1 : BLSR reg64,rm64 [vm:       vex.ndd.lz.0f38.w1 f3 /1          ] SM0-1,LONG,FL,PROT,BMI1,X86_64 */
        /* 260(002 200) 001(f3) 211 : SM0,SM1,NOAPX,LONG,FL,VEX,PROT,BMI1,X86_64 */
        {I_BLSR, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55642, 135, 1142},
    /*   2 : BLSR reg32,rm32 [vm:       evex.np.nf.lz.0f38.w0 f3 /1       ] SM0-1,NF,LONG,PROT,BMI1,APX,X86_64 */
        /* 240(f2 7c 08) 300 001(f3) 211 : SM0,SM1,NF,NF_E,LONG,EVEX,PROT,BMI1,APX,X86_64 */
        {I_BLSR, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24538, 130, 1143},
    /*   3 : BLSR reg64,rm64 [vm:       evex.np.nf.lz.0f38.w1 f3 /1       ] SM0-1,NF,LONG,PROT,BMI1,APX,X86_64 */
        /* 240(f2 fc 08) 300 001(f3) 211 : SM0,SM1,NF,NF_E,LONG,EVEX,PROT,BMI1,APX,X86_64 */
        {I_BLSR, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24547, 130, 1144},
};

static const struct itemplate instrux_BLSI[4] = {
    /*   0 : BLSI reg32,rm32 [vm:       vex.ndd.lz.0f38.w0 f3 /3          ] SM0-1,FL,BMI1,FUTURE */
        /* 260(002 000) 001(f3) 213 : SM0,SM1,NOAPX,FL,VEX,BMI1,FUTURE */
        {I_BLSI, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55649, 133, 1145},
    /*   1 : BLSI reg64,rm64 [vm:       vex.ndd.lz.0f38.w1 f3 /3          ] SM0-1,LONG,FL,PROT,BMI1,X86_64 */
        /* 260(002 200) 001(f3) 213 : SM0,SM1,NOAPX,LONG,FL,VEX,PROT,BMI1,X86_64 */
        {I_BLSI, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55656, 135, 1146},
    /*   2 : BLSI reg32,rm32 [vm:       evex.np.nf.lz.0f38.w0 f3 /3       ] SM0-1,NF,LONG,PROT,BMI1,APX,X86_64 */
        /* 240(f2 7c 08) 300 001(f3) 213 : SM0,SM1,NF,NF_E,LONG,EVEX,PROT,BMI1,APX,X86_64 */
        {I_BLSI, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24556, 130, 1147},
    /*   3 : BLSI reg64,rm64 [vm:       evex.np.nf.lz.0f38.w1 f3 /3       ] SM0-1,NF,LONG,PROT,BMI1,APX,X86_64 */
        /* 240(f2 fc 08) 300 001(f3) 213 : SM0,SM1,NF,NF_E,LONG,EVEX,PROT,BMI1,APX,X86_64 */
        {I_BLSI, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24565, 130, 1148},
};

static const struct itemplate instrux_BZHI[8] = {
    /*   0 : BZHI reg32,rm32*,reg32 [rmv:      vex.nds.lz.0f38.w0 f5 /r          ] SM0,SM1,SM2,FL,BMI2,FUTURE */
        /* 262(002 000) 001(f5) 110 : SM0,SM1,SM2,NOAPX,FL,VEX,BMI2,FUTURE */
        {I_BZHI, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55663, 137, 1149},
    /*   1 : BZHI reg32,reg32 [r+mv:      vex.nds.lz.0f38.w0 f5 /r          ] ND,SM0,SM1,FL,BMI2,FUTURE */
        /* 261(002 000) 001(f5) 100 : SM0,SM1,NOAPX,FL,VEX,BMI2,FUTURE */
        {I_BZHI, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55670, 138, 1149},
    /*   2 : BZHI reg64,rm64*,reg64 [rmv:      vex.nds.lz.0f38.w1 f5 /r          ] SM0,SM1,SM2,LONG,FL,PROT,BMI2,X86_64 */
        /* 262(002 200) 001(f5) 110 : SM0,SM1,SM2,NOAPX,LONG,FL,VEX,PROT,BMI2,X86_64 */
        {I_BZHI, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55677, 139, 1150},
    /*   3 : BZHI reg64,reg64 [r+mv:      vex.nds.lz.0f38.w1 f5 /r          ] ND,SM0,SM1,LONG,FL,PROT,BMI2,X86_64 */
        /* 261(002 200) 001(f5) 100 : SM0,SM1,NOAPX,LONG,FL,VEX,PROT,BMI2,X86_64 */
        {I_BZHI, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55684, 140, 1150},
    /*   4 : BZHI reg32,rm32*,reg32 [rmv:      evex.np.nf.lz.0f38.w0 f5 /r       ] SM0,SM1,SM2,NF,LONG,PROT,BMI1,APX,X86_64 */
        /* 242(f2 7c 08) 300 001(f5) 110 : SM0,SM1,SM2,NF,NF_E,LONG,EVEX,PROT,BMI1,APX,X86_64 */
        {I_BZHI, 3, {REG_GPR|BITS32,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24574, 136, 1151},
    /*   5 : BZHI reg32,reg32 [r+mv:      evex.np.nf.lz.0f38.w0 f5 /r       ] SM0,ND,SM1,NF,LONG,PROT,BMI1,APX,X86_64 */
        /* 241(f2 7c 08) 300 001(f5) 100 : SM0,SM1,NF,NF_E,LONG,EVEX,PROT,BMI1,APX,X86_64 */
        {I_BZHI, 2, {REG_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24583, 130, 1151},
    /*   6 : BZHI reg64,rm64*,reg64 [rmv:      evex.np.nf.lz.0f38.w1 f5 /r       ] SM0,SM1,SM2,NF,LONG,PROT,BMI1,APX,X86_64 */
        /* 242(f2 fc 08) 300 001(f5) 110 : SM0,SM1,SM2,NF,NF_E,LONG,EVEX,PROT,BMI1,APX,X86_64 */
        {I_BZHI, 3, {REG_GPR|BITS64,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24592, 136, 1152},
    /*   7 : BZHI reg64,reg64 [r+mv:      evex.np.nf.lz.0f38.w1 f5 /r       ] SM0,ND,SM1,NF,LONG,PROT,BMI1,APX,X86_64 */
        /* 241(f2 fc 08) 300 001(f5) 100 : SM0,SM1,NF,NF_E,LONG,EVEX,PROT,BMI1,APX,X86_64 */
        {I_BZHI, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24601, 130, 1152},
};

static const struct itemplate instrux_PDEP[8] = {
    /*   0 : PDEP reg32,reg32*,rm32 [rvm:      vex.nds.lz.f2.0f38.w0 f5 /r      ] SM0,SM1,SM2,BMI2,FUTURE */
        /* 261(002 003) 001(f5) 120 : SM0,SM1,SM2,NOAPX,VEX,BMI2,FUTURE */
        {I_PDEP, 3, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55691, 141, 1153},
    /*   1 : PDEP reg32,reg32*,rm32 [rvm:      evex.nds.lz.f2.0f38.w0 f5 /r      ] SM0,SM1,SM2,BMI2,FUTURE,APX */
        /* 241(f2 7f 08) 300 001(f5) 120 : SM0,SM1,SM2,LONG,EVEX,PROT,BMI2,APX,FUTURE */
        {I_PDEP, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24610, 142, 1153},
    /*   2 : PDEP reg32,rm32 [r+vm:      vex.nds.lz.f2.0f38.w0 f5 /r      ] SM0,ND,SM1,BMI2,FUTURE */
        /* 260(002 003) 001(f5) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_PDEP, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55698, 60, 1153},
    /*   3 : PDEP reg32,rm32 [r+vm:      evex.nds.lz.f2.0f38.w0 f5 /r      ] SM0,ND,SM1,BMI2,FUTURE,APX */
        /* 240(f2 7f 08) 300 001(f5) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,FUTURE */
        {I_PDEP, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24619, 143, 1153},
    /*   4 : PDEP reg64,reg64*,rm64 [rvm:      vex.nds.lz.f2.0f38.w1 f5 /r      ] SM0,SM1,SM2,LONG,PROT,BMI2,X86_64 */
        /* 261(002 203) 001(f5) 120 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,BMI2,X86_64 */
        {I_PDEP, 3, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55705, 144, 1154},
    /*   5 : PDEP reg64,reg64*,rm64 [rvm:      evex.nds.lz.f2.0f38.w1 f5 /r      ] SM0,SM1,SM2,LONG,PROT,BMI2,X86_64,APX */
        /* 241(f2 ff 08) 300 001(f5) 120 : SM0,SM1,SM2,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_PDEP, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24628, 145, 1154},
    /*   6 : PDEP reg64,rm64 [r+vm:      vex.nds.lz.f2.0f38.w1 f5 /r      ] SM0,ND,SM1,LONG,PROT,BMI2,X86_64 */
        /* 260(002 203) 001(f5) 110 : SM0,SM1,NOAPX,LONG,VEX,PROT,BMI2,X86_64 */
        {I_PDEP, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55712, 146, 1154},
    /*   7 : PDEP reg64,rm64 [r+vm:      evex.nds.lz.f2.0f38.w1 f5 /r      ] SM0,ND,SM1,LONG,PROT,BMI2,X86_64,APX */
        /* 240(f2 ff 08) 300 001(f5) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_PDEP, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24637, 70, 1154},
};

static const struct itemplate instrux_PEXT[8] = {
    /*   0 : PEXT reg32,reg32*,rm32 [rvm:      vex.nds.lz.f3.0f38.w0 f5 /r      ] SM0,SM1,SM2,BMI2,FUTURE */
        /* 261(002 002) 001(f5) 120 : SM0,SM1,SM2,NOAPX,VEX,BMI2,FUTURE */
        {I_PEXT, 3, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55719, 141, 1155},
    /*   1 : PEXT reg32,reg32*,rm32 [rvm:      evex.nds.lz.f3.0f38.w0 f5 /r      ] SM0,SM1,SM2,BMI2,FUTURE,APX */
        /* 241(f2 7e 08) 300 001(f5) 120 : SM0,SM1,SM2,LONG,EVEX,PROT,BMI2,APX,FUTURE */
        {I_PEXT, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+24646, 142, 1155},
    /*   2 : PEXT reg32,rm32 [r+vm:      vex.nds.lz.f3.0f38.w0 f5 /r      ] ND,SM0,SM1,BMI2,FUTURE */
        /* 260(002 002) 001(f5) 110 : SM0,SM1,NOAPX,VEX,BMI2,FUTURE */
        {I_PEXT, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55726, 60, 1155},
    /*   3 : PEXT reg32,rm32 [r+vm:      evex.nds.lz.f3.0f38.w0 f5 /r      ] ND,SM0,SM1,BMI2,FUTURE,APX */
        /* 240(f2 7e 08) 300 001(f5) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,FUTURE */
        {I_PEXT, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+24655, 143, 1155},
    /*   4 : PEXT reg64,reg64*,rm64 [rvm:      vex.nds.lz.f3.0f38.w1 f5 /r      ] SM0,SM1,SM2,LONG,PROT,BMI2,X86_64 */
        /* 261(002 202) 001(f5) 120 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,BMI2,X86_64 */
        {I_PEXT, 3, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+55733, 144, 1156},
    /*   5 : PEXT reg64,reg64*,rm64 [rvm:      evex.nds.lz.f3.0f38.w1 f5 /r      ] SM0,SM1,SM2,LONG,PROT,BMI2,X86_64,APX */
        /* 241(f2 fe 08) 300 001(f5) 120 : SM0,SM1,SM2,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_PEXT, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+24664, 145, 1156},
    /*   6 : PEXT reg64,rm64 [r+vm:      vex.nds.lz.f3.0f38.w1 f5 /r      ] ND,SM0,SM1,LONG,PROT,BMI2,X86_64 */
        /* 260(002 202) 001(f5) 110 : SM0,SM1,NOAPX,LONG,VEX,PROT,BMI2,X86_64 */
        {I_PEXT, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55740, 146, 1156},
    /*   7 : PEXT reg64,rm64 [r+vm:      evex.nds.lz.f3.0f38.w1 f5 /r      ] ND,SM0,SM1,LONG,PROT,BMI2,X86_64,APX */
        /* 240(f2 fe 08) 300 001(f5) 110 : SM0,SM1,LONG,EVEX,PROT,BMI2,APX,X86_64 */
        {I_PEXT, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24673, 70, 1156},
};

static const struct itemplate instrux_BLCI[2] = {
    /*   0 : BLCI reg32,rm32 [vm:       xop.ndd.lz.m9.w0 02 /6            ] SM0-1,FL,TBM,OBSOLETE,FUTURE,AMD */
        /* 260(111 000) 001(02) 216 : SM0,SM1,NOAPX,FL,VEX,TBM,OBSOLETE,FUTURE,AMD */
        {I_BLCI, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55747, 147, 1161},
    /*   1 : BLCI reg64,rm64 [vm:       xop.ndd.lz.m9.w1 02 /6            ] SM0-1,LONG,FL,PROT,TBM,OBSOLETE,X86_64,AMD */
        /* 260(111 200) 001(02) 216 : SM0,SM1,NOAPX,LONG,FL,VEX,PROT,TBM,OBSOLETE,X86_64,AMD */
        {I_BLCI, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55754, 149, 1162},
};

static const struct itemplate instrux_BLCIC[2] = {
    /*   0 : BLCIC reg32,rm32 [vm:       xop.ndd.lz.m9.w0 01 /5            ] SM0-1,FL,TBM,OBSOLETE,FUTURE,AMD */
        /* 260(111 000) 001(01) 215 : SM0,SM1,NOAPX,FL,VEX,TBM,OBSOLETE,FUTURE,AMD */
        {I_BLCIC, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55761, 147, 1163},
    /*   1 : BLCIC reg64,rm64 [vm:       xop.ndd.lz.m9.w1 01 /5            ] SM0-1,LONG,FL,PROT,TBM,OBSOLETE,X86_64,AMD */
        /* 260(111 200) 001(01) 215 : SM0,SM1,NOAPX,LONG,FL,VEX,PROT,TBM,OBSOLETE,X86_64,AMD */
        {I_BLCIC, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55768, 149, 1164},
};

static const struct itemplate instrux_BLSIC[2] = {
    /*   0 : BLSIC reg32,rm32 [vm:       xop.ndd.lz.m9.w0 01 /6            ] SM0-1,FL,TBM,OBSOLETE,FUTURE,AMD */
        /* 260(111 000) 001(01) 216 : SM0,SM1,NOAPX,FL,VEX,TBM,OBSOLETE,FUTURE,AMD */
        {I_BLSIC, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55775, 147, 1165},
    /*   1 : BLSIC reg64,rm64 [vm:       xop.ndd.lz.m9.w1 01 /6            ] SM0-1,LONG,FL,PROT,TBM,OBSOLETE,X86_64,AMD */
        /* 260(111 200) 001(01) 216 : SM0,SM1,NOAPX,LONG,FL,VEX,PROT,TBM,OBSOLETE,X86_64,AMD */
        {I_BLSIC, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55782, 149, 1166},
};

static const struct itemplate instrux_BLCFILL[2] = {
    /*   0 : BLCFILL reg32,rm32 [vm:       xop.ndd.lz.m9.w0 01 /1            ] SM0-1,TBM,OBSOLETE,FUTURE,AMD */
        /* 260(111 000) 001(01) 211 : SM0,SM1,NOAPX,VEX,TBM,OBSOLETE,FUTURE,AMD */
        {I_BLCFILL, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55789, 151, 1167},
    /*   1 : BLCFILL reg64,rm64 [vm:       xop.ndd.lz.m9.w1 01 /1            ] SM0-1,LONG,PROT,TBM,OBSOLETE,X86_64,AMD */
        /* 260(111 200) 001(01) 211 : SM0,SM1,NOAPX,LONG,VEX,PROT,TBM,OBSOLETE,X86_64,AMD */
        {I_BLCFILL, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55796, 152, 1168},
};

static const struct itemplate instrux_BLSFILL[2] = {
    /*   0 : BLSFILL reg32,rm32 [vm:       xop.ndd.lz.m9.w0 01 /2            ] TBM,OBSOLETE,FUTURE,AMD */
        /* 260(111 000) 001(01) 212 : NOAPX,VEX,TBM,OBSOLETE,FUTURE,AMD */
        {I_BLSFILL, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55803, 153, 1169},
    /*   1 : BLSFILL reg64,rm64 [vm:       xop.ndd.lz.m9.w1 01 /2            ] LONG,PROT,TBM,OBSOLETE,X86_64,AMD */
        /* 260(111 200) 001(01) 212 : NOAPX,LONG,VEX,PROT,TBM,OBSOLETE,X86_64,AMD */
        {I_BLSFILL, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55810, 154, 1170},
};

static const struct itemplate instrux_BLCMSK[2] = {
    /*   0 : BLCMSK reg32,rm32 [vm:       xop.ndd.lz.m9.w0 02 /1            ] FL,TBM,OBSOLETE,FUTURE,AMD */
        /* 260(111 000) 001(02) 211 : NOAPX,FL,VEX,TBM,OBSOLETE,FUTURE,AMD */
        {I_BLCMSK, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55817, 155, 1171},
    /*   1 : BLCMSK reg64,rm64 [vm:       xop.ndd.lz.m9.w1 02 /1            ] LONG,FL,PROT,TBM,OBSOLETE,X86_64,AMD */
        /* 260(111 200) 001(02) 211 : NOAPX,LONG,FL,VEX,PROT,TBM,OBSOLETE,X86_64,AMD */
        {I_BLCMSK, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55824, 156, 1172},
};

static const struct itemplate instrux_BLCS[2] = {
    /*   0 : BLCS reg32,rm32 [vm:       xop.ndd.lz.m9.w0 01 /3            ] TBM,OBSOLETE,FUTURE,AMD */
        /* 260(111 000) 001(01) 213 : NOAPX,VEX,TBM,OBSOLETE,FUTURE,AMD */
        {I_BLCS, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55831, 153, 1173},
    /*   1 : BLCS reg64,rm64 [vm:       xop.ndd.lz.m9.w1 01 /3            ] LONG,PROT,TBM,OBSOLETE,X86_64,AMD */
        /* 260(111 200) 001(01) 213 : NOAPX,LONG,VEX,PROT,TBM,OBSOLETE,X86_64,AMD */
        {I_BLCS, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55838, 154, 1174},
};

static const struct itemplate instrux_TZMSK[2] = {
    /*   0 : TZMSK reg32,rm32 [vm:       xop.ndd.lz.m9.w0 01 /4            ] TBM,OBSOLETE,FUTURE,AMD */
        /* 260(111 000) 001(01) 214 : NOAPX,VEX,TBM,OBSOLETE,FUTURE,AMD */
        {I_TZMSK, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55845, 153, 1175},
    /*   1 : TZMSK reg64,rm64 [vm:       xop.ndd.lz.m9.w1 01 /4            ] LONG,PROT,TBM,OBSOLETE,X86_64,AMD */
        /* 260(111 200) 001(01) 214 : NOAPX,LONG,VEX,PROT,TBM,OBSOLETE,X86_64,AMD */
        {I_TZMSK, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55852, 154, 1176},
};

static const struct itemplate instrux_T1MSKC[2] = {
    /*   0 : T1MSKC reg32,rm32 [vm:       xop.ndd.lz.m9.w0 01 /7            ] TBM,OBSOLETE,FUTURE,AMD */
        /* 260(111 000) 001(01) 217 : NOAPX,VEX,TBM,OBSOLETE,FUTURE,AMD */
        {I_T1MSKC, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55859, 153, 1177},
    /*   1 : T1MSKC reg64,rm64 [vm:       xop.ndd.lz.m9.w1 01 /7            ] LONG,PROT,TBM,OBSOLETE,X86_64,AMD */
        /* 260(111 200) 001(01) 217 : NOAPX,LONG,VEX,PROT,TBM,OBSOLETE,X86_64,AMD */
        {I_T1MSKC, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55866, 154, 1178},
};

static const struct itemplate instrux_AAA[1] = {
    /*   0 : AAA void [          37                                ] NOREX,NOAPX,NOLONG,FL,8086 */
        /* 001(37) : NOREX,NOAPX,NOLONG,FL,8086 */
        {I_AAA, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73441, 74, 1181},
};

static const struct itemplate instrux_AAD[2] = {
    /*   0 : AAD void [          d5 0a                             ] NOREX,NOAPX,NOLONG,FL,8086 */
        /* 002(d5 0a) : NOREX,NOAPX,NOLONG,FL,8086 */
        {I_AAD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72656, 74, 1182},
    /*   1 : AAD imm8 [i:        d5 ib,u                           ] AR0,SB,NOREX,NOAPX,NOLONG,FL,8086 */
        /* 001(d5) 024 : AR0,SB,NOREX,NOAPX,NOLONG,FL,8086 */
        {I_AAD, 1, {IMM_NORMAL|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72660, 157, 1183},
};

static const struct itemplate instrux_AAM[2] = {
    /*   0 : AAM void [          d4 0a                             ] NOREX,NOAPX,NOLONG,FL,8086 */
        /* 002(d4 0a) : NOREX,NOAPX,NOLONG,FL,8086 */
        {I_AAM, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72664, 74, 1184},
    /*   1 : AAM imm8 [i:        d4 ib,u                           ] AR0,SB,NOREX,NOAPX,NOLONG,FL,8086 */
        /* 001(d4) 024 : AR0,SB,NOREX,NOAPX,NOLONG,FL,8086 */
        {I_AAM, 1, {IMM_NORMAL|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72668, 157, 1185},
};

static const struct itemplate instrux_AAS[1] = {
    /*   0 : AAS void [          3f                                ] NOREX,NOAPX,NOLONG,FL,8086 */
        /* 001(3f) : NOREX,NOAPX,NOLONG,FL,8086 */
        {I_AAS, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73444, 74, 1186},
};

static const struct itemplate instrux_DAA[1] = {
    /*   0 : DAA void [          27                                ] NOREX,NOAPX,NOLONG,FL,8086 */
        /* 001(27) : NOREX,NOAPX,NOLONG,FL,8086 */
        {I_DAA, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73447, 74, 1187},
};

static const struct itemplate instrux_DAS[1] = {
    /*   0 : DAS void [          2f                                ] NOREX,NOAPX,NOLONG,FL,8086 */
        /* 001(2f) : NOREX,NOAPX,NOLONG,FL,8086 */
        {I_DAS, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73450, 74, 1188},
};

static const struct itemplate instrux_BSWAP[6] = {
    /*   0 : BSWAP reg32 [r:        o32 0f c8+r                       ] 486 */
        /* 321 355 010 310 : 486 */
        {I_BSWAP, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71634, 158, 1191},
    /*   1 : BSWAP reg64 [r:        o64 0f c8+r                       ] LONG,PROT,X86_64 */
        /* 324 355 010 310 : LONG,PROT,X86_64 */
        {I_BSWAP, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71639, 24, 1192},
    /*   2 : BSWAP reg_ax [-:        86 c4                             ] ND,OPT,NOREX,NOAPX,8086 */
        /* 002(86 c4) : OPT,NOREX,NOAPX,8086 */
        {I_BSWAP, 1, {REG_AX|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72672, 159, 1193},
    /*   3 : BSWAP reg_cx [-:        86 cd                             ] ND,OPT,NOREX,NOAPX,8086 */
        /* 002(86 cd) : OPT,NOREX,NOAPX,8086 */
        {I_BSWAP, 1, {REG_CX|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72676, 159, 1194},
    /*   4 : BSWAP reg_dx [-:        86 d6                             ] ND,OPT,NOREX,NOAPX,8086 */
        /* 002(86 d6) : OPT,NOREX,NOAPX,8086 */
        {I_BSWAP, 1, {REG_DX|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72680, 159, 1195},
    /*   5 : BSWAP reg_bx [-:        86 df                             ] ND,OPT,NOREX,NOAPX,8086 */
        /* 002(86 df) : OPT,NOREX,NOAPX,8086 */
        {I_BSWAP, 1, {REG_BX|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72684, 159, 1196},
};

static const struct itemplate instrux_MOVBE[12] = {
    /*   0 : MOVBE reg16,mem16 [rm:       o16 norep 0f38 f0 /r              ] SM0-1,MOVBE,NEHALEM */
        /* 320 331 356 001(f0) 110 : SM0,SM1,NOAPX,MOVBE,NEHALEM */
        {I_MOVBE, 2, {REG_GPR|BITS16|RN_L16,MEMORY|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55873, 160, 1197},
    /*   1 : MOVBE reg32,mem32 [rm:       o32 norep 0f38 f0 /r              ] SM0-1,MOVBE,NEHALEM */
        /* 321 331 356 001(f0) 110 : SM0,SM1,NOAPX,MOVBE,NEHALEM */
        {I_MOVBE, 2, {REG_GPR|BITS32|RN_L16,MEMORY|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55880, 160, 1198},
    /*   2 : MOVBE reg64,mem64 [rm:       o64 norep 0f38 f0 /r              ] SM0-1,LONG,PROT,MOVBE,X86_64,NEHALEM */
        /* 324 331 356 001(f0) 110 : SM0,SM1,NOAPX,LONG,PROT,MOVBE,NEHALEM */
        {I_MOVBE, 2, {REG_GPR|BITS64|RN_L16,MEMORY|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55887, 161, 1199},
    /*   3 : MOVBE mem16,reg16 [mr:       o16 norep 0f38 f1 /r              ] SM0-1,MOVBE,NEHALEM */
        /* 320 331 356 001(f1) 101 : SM0,SM1,NOAPX,MOVBE,NEHALEM */
        {I_MOVBE, 2, {MEMORY|BITS16|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55894, 160, 1200},
    /*   4 : MOVBE mem32,reg32 [mr:       o32 norep 0f38 f1 /r              ] SM0-1,MOVBE,NEHALEM */
        /* 321 331 356 001(f1) 101 : SM0,SM1,NOAPX,MOVBE,NEHALEM */
        {I_MOVBE, 2, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55901, 160, 1201},
    /*   5 : MOVBE mem64,reg64 [mr:       o64 norep 0f38 f1 /r              ] SM0-1,LONG,PROT,MOVBE,X86_64,NEHALEM */
        /* 324 331 356 001(f1) 101 : SM0,SM1,NOAPX,LONG,PROT,MOVBE,NEHALEM */
        {I_MOVBE, 2, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55908, 161, 1202},
    /*   6 : MOVBE reg16,mem16 [rm:       evex.nd0.nf0.l0.m4.o16 60 /r      ] SM0-1,LONG,PROT,APX,MOVBE,X86_64,NEHALEM */
        /* 250(f4 7d 08) 300 320 001(60) 110 : SM0,SM1,LONG,EVEX,PROT,APX,MOVBE,NEHALEM */
        {I_MOVBE, 2, {REG_GPR|BITS16,MEMORY|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+12963, 162, 1203},
    /*   7 : MOVBE reg32,mem32 [rm:       evex.nd0.nf0.l0.m4.o32 60 /r      ] SM0-1,LONG,PROT,APX,MOVBE,X86_64,NEHALEM */
        /* 250(f4 7c 08) 300 321 001(60) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,MOVBE,NEHALEM */
        {I_MOVBE, 2, {REG_GPR|BITS32,MEMORY|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+12973, 163, 1204},
    /*   8 : MOVBE reg64,mem64 [rm:       evex.nd0.nf0.l0.m4.o64 60 /r      ] SM0-1,LONG,PROT,APX,MOVBE,X86_64,NEHALEM */
        /* 250(f4 fc 08) 300 324 001(60) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,MOVBE,NEHALEM */
        {I_MOVBE, 2, {REG_GPR|BITS64,MEMORY|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+12983, 163, 1205},
    /*   9 : MOVBE mem16,reg16 [mr:       evex.nd0.nf0.l0.m4.o16 61 /r      ] SM0-1,LONG,PROT,APX,MOVBE,X86_64,NEHALEM */
        /* 250(f4 7d 08) 300 320 001(61) 101 : SM0,SM1,LONG,EVEX,PROT,APX,MOVBE,NEHALEM */
        {I_MOVBE, 2, {MEMORY|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+12993, 162, 1206},
    /*  10 : MOVBE mem32,reg32 [mr:       evex.nd0.nf0.l0.m4.o32 61 /r      ] SM0-1,LONG,PROT,APX,MOVBE,X86_64,NEHALEM */
        /* 250(f4 7c 08) 300 321 001(61) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,MOVBE,NEHALEM */
        {I_MOVBE, 2, {MEMORY|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+13003, 163, 1207},
    /*  11 : MOVBE mem64,reg64 [mr:       evex.nd0.nf0.l0.m4.o64 61 /r      ] SM0-1,LONG,PROT,APX,MOVBE,X86_64,NEHALEM */
        /* 250(f4 fc 08) 300 324 001(61) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,MOVBE,NEHALEM */
        {I_MOVBE, 2, {MEMORY|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+13013, 163, 1208},
};

static const struct itemplate instrux_CBW[1] = {
    /*   0 : CBW void [          o16 98                            ] 8086 */
        /* 320 001(98) : 8086 */
        {I_CBW, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72688, 23, 1211},
};

static const struct itemplate instrux_CDQ[1] = {
    /*   0 : CDQ void [          o32 99                            ] 386 */
        /* 321 001(99) : 386 */
        {I_CDQ, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72692, 3, 1212},
};

static const struct itemplate instrux_CDQE[1] = {
    /*   0 : CDQE void [          o64 98                            ] LONG,PROT,X86_64 */
        /* 324 001(98) : LONG,PROT,X86_64 */
        {I_CDQE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72696, 24, 1213},
};

static const struct itemplate instrux_CQO[1] = {
    /*   0 : CQO void [          o64 99                            ] LONG,PROT,X86_64 */
        /* 324 001(99) : LONG,PROT,X86_64 */
        {I_CQO, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72700, 24, 1214},
};

static const struct itemplate instrux_CWD[1] = {
    /*   0 : CWD void [          o16 99                            ] 8086 */
        /* 320 001(99) : 8086 */
        {I_CWD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72704, 23, 1215},
};

static const struct itemplate instrux_CWDE[1] = {
    /*   0 : CWDE void [          o32 98                            ] 386 */
        /* 321 001(98) : 386 */
        {I_CWDE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72708, 3, 1216},
};

static const struct itemplate instrux_MOVSX[12] = {
    /*   0 : MOVSX reg_ax,reg_al [--:       o16 98                            ] ND,OPT,8086 */
        /* 320 001(98) : OPT,8086 */
        {I_MOVSX, 2, {REG_AX,REG_AL,0,0,0}, NO_DECORATOR, nasm_bytecodes+72688, 164, 1217},
    /*   1 : MOVSX reg_eax,reg_ax [--:       o32 98                            ] ND,OPT,ZU,386 */
        /* 321 001(98) : OPT,ZU,386 */
        {I_MOVSX, 2, {REG_EAX,REG_AX,0,0,0}, NO_DECORATOR, nasm_bytecodes+72708, 165, 1219},
    /*   2 : MOVSX reg_rax,reg_eax [--:       o64 98                            ] ND,OPT,ZU,LONG,PROT,X86_64 */
        /* 324 001(98) : OPT,ZU,LONG,PROT,X86_64 */
        {I_MOVSX, 2, {REG_RAX,REG_EAX,0,0,0}, NO_DECORATOR, nasm_bytecodes+72696, 166, 1221},
    /*   3 : MOVSX reg16,rm8 [rm:       o16 0f be /r                      ] AR0-1,SX,386 */
        /* 320 355 001(be) 110 : AR0,AR1,SX,386 */
        {I_MOVSX, 2, {REG_GPR|BITS16,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66915, 167, 1223},
    /*   4 : MOVSX reg32,rm8 [rm:       o32 0f be /r                      ] AR0-1,SX,386 */
        /* 321 355 001(be) 110 : AR0,AR1,SX,386 */
        {I_MOVSX, 2, {REG_GPR|BITS32,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66921, 167, 1224},
    /*   5 : MOVSX reg64,rm8 [rm:       o64 0f be /r                      ] AR0-1,SX,LONG,PROT,X86_64 */
        /* 324 355 001(be) 110 : AR0,AR1,SX,LONG,PROT,X86_64 */
        {I_MOVSX, 2, {REG_GPR|BITS64,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66927, 168, 1225},
    /*   6 : MOVSX reg16,rm16 [rm:       o16 0f bf /r                      ] AR0-1,SX,386 */
        /* 320 355 001(bf) 110 : AR0,AR1,SX,386 */
        {I_MOVSX, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66933, 167, 1229},
    /*   7 : MOVSX reg32,rm16 [rm:       o32 0f bf /r                      ] AR0-1,SX,386 */
        /* 321 355 001(bf) 110 : AR0,AR1,SX,386 */
        {I_MOVSX, 2, {REG_GPR|BITS32,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66939, 167, 1230},
    /*   8 : MOVSX reg64,rm16 [rm:       o64 0f bf /r                      ] AR0-1,SX,LONG,PROT,X86_64 */
        /* 324 355 001(bf) 110 : AR0,AR1,SX,LONG,PROT,X86_64 */
        {I_MOVSX, 2, {REG_GPR|BITS64,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66945, 168, 1231},
    /*   9 : MOVSX reg16,rm32 [rm:       o16 63 /r                         ] ND,AR0-1,SX,LONG,PROT,X86_64 */
        /* 320 001(63) 110 : AR0,AR1,SX,LONG,PROT,X86_64 */
        {I_MOVSX, 2, {REG_GPR|BITS16,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+71644, 168, 1235},
    /*  10 : MOVSX reg32,rm32 [rm:       o32 63 /r                         ] ND,AR0-1,SX,LONG,PROT,X86_64 */
        /* 321 001(63) 110 : AR0,AR1,SX,LONG,PROT,X86_64 */
        {I_MOVSX, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+71649, 168, 1236},
    /*  11 : MOVSX reg64,rm32 [rm:       o64 63 /r                         ] ND,AR0-1,SX,LONG,PROT,X86_64 */
        /* 324 001(63) 110 : AR0,AR1,SX,LONG,PROT,X86_64 */
        {I_MOVSX, 2, {REG_GPR|BITS64,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+71654, 168, 1237},
};

static const struct itemplate instrux_MOVSXB[4] = {
    /*   0 : MOVSXB reg_ax,reg_al [--:       o16 98                            ] ND,OPT,8086 */
        /* 320 001(98) : OPT,8086 */
        {I_MOVSXB, 2, {REG_AX,REG_AL,0,0,0}, NO_DECORATOR, nasm_bytecodes+72688, 164, 1218},
    /*   1 : MOVSXB reg16,rm8 [rm:       o16 0f be /r                      ] ND,386 */
        /* 320 355 001(be) 110 : 386 */
        {I_MOVSXB, 2, {REG_GPR|BITS16,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66915, 3, 1226},
    /*   2 : MOVSXB reg32,rm8 [rm:       o32 0f be /r                      ] ND,386 */
        /* 321 355 001(be) 110 : 386 */
        {I_MOVSXB, 2, {REG_GPR|BITS32,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66921, 3, 1227},
    /*   3 : MOVSXB reg64,rm8 [rm:       o64 0f be /r                      ] ND,LONG,PROT,X86_64 */
        /* 324 355 001(be) 110 : LONG,PROT,X86_64 */
        {I_MOVSXB, 2, {REG_GPR|BITS64,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66927, 24, 1228},
};

static const struct itemplate instrux_MOVSXW[4] = {
    /*   0 : MOVSXW reg_eax,reg_ax [--:       o32 98                            ] ND,OPT,ZU,386 */
        /* 321 001(98) : OPT,ZU,386 */
        {I_MOVSXW, 2, {REG_EAX,REG_AX,0,0,0}, NO_DECORATOR, nasm_bytecodes+72708, 165, 1220},
    /*   1 : MOVSXW reg16,rm16 [rm:       o16 0f bf /r                      ] ND,386 */
        /* 320 355 001(bf) 110 : 386 */
        {I_MOVSXW, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66933, 3, 1232},
    /*   2 : MOVSXW reg32,rm16 [rm:       o32 0f bf /r                      ] ND,386 */
        /* 321 355 001(bf) 110 : 386 */
        {I_MOVSXW, 2, {REG_GPR|BITS32,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66939, 3, 1233},
    /*   3 : MOVSXW reg64,rm16 [rm:       o64 0f bf /r                      ] ND,LONG,PROT,X86_64 */
        /* 324 355 001(bf) 110 : LONG,PROT,X86_64 */
        {I_MOVSXW, 2, {REG_GPR|BITS64,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66945, 24, 1234},
};

static const struct itemplate instrux_MOVSXD[4] = {
    /*   0 : MOVSXD reg_rax,reg_eax [--:       o64 98                            ] ND,OPT,ZU,LONG,PROT,X86_64 */
        /* 324 001(98) : OPT,ZU,LONG,PROT,X86_64 */
        {I_MOVSXD, 2, {REG_RAX,REG_EAX,0,0,0}, NO_DECORATOR, nasm_bytecodes+72696, 166, 1222},
    /*   1 : MOVSXD reg16,rm32 [rm:       o16 63 /r                         ] LONG,PROT,X86_64 */
        /* 320 001(63) 110 : LONG,PROT,X86_64 */
        {I_MOVSXD, 2, {REG_GPR|BITS16,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+71644, 24, 1238},
    /*   2 : MOVSXD reg32,rm32 [rm:       o32 63 /r                         ] LONG,PROT,X86_64 */
        /* 321 001(63) 110 : LONG,PROT,X86_64 */
        {I_MOVSXD, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+71649, 24, 1239},
    /*   3 : MOVSXD reg64,rm32 [rm:       o64 63 /r                         ] LONG,PROT,X86_64 */
        /* 324 001(63) 110 : LONG,PROT,X86_64 */
        {I_MOVSXD, 2, {REG_GPR|BITS64,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+71654, 24, 1240},
};

static const struct itemplate instrux_MOVZX[9] = {
    /*   0 : MOVZX reg16,rm8 [rm:       o16 0f b6 /r                      ] AR0-1,SX,386 */
        /* 320 355 001(b6) 110 : AR0,AR1,SX,386 */
        {I_MOVZX, 2, {REG_GPR|BITS16,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66951, 167, 1242},
    /*   1 : MOVZX reg32,rm8 [rm:       o32 0f b6 /r                      ] AR0-1,SX,386 */
        /* 321 355 001(b6) 110 : AR0,AR1,SX,386 */
        {I_MOVZX, 2, {REG_GPR|BITS32,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66957, 167, 1243},
    /*   2 : MOVZX reg64,rm8 [rm:       o64 0f b6 /r                      ] AR0-1,SX,LONG,PROT,X86_64 */
        /* 324 355 001(b6) 110 : AR0,AR1,SX,LONG,PROT,X86_64 */
        {I_MOVZX, 2, {REG_GPR|BITS64,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66963, 168, 1244},
    /*   3 : MOVZX reg16,rm16 [rm:       o16 0f b7 /r                      ] AR0-1,SX,386 */
        /* 320 355 001(b7) 110 : AR0,AR1,SX,386 */
        {I_MOVZX, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66969, 167, 1248},
    /*   4 : MOVZX reg32,rm16 [rm:       o32 0f b7 /r                      ] AR0-1,SX,386 */
        /* 321 355 001(b7) 110 : AR0,AR1,SX,386 */
        {I_MOVZX, 2, {REG_GPR|BITS32,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66975, 167, 1249},
    /*   5 : MOVZX reg64,rm16 [rm:       o64 0f b7 /r                      ] AR0-1,SX,LONG,PROT,X86_64 */
        /* 324 355 001(b7) 110 : AR0,AR1,SX,LONG,PROT,X86_64 */
        {I_MOVZX, 2, {REG_GPR|BITS64,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66981, 168, 1250},
    /*   6 : MOVZX reg16,rm32 [rm:       nw o16 8b /r                      ] ND,AR0-1,SX,OPT,8086 */
        /* 327 320 001(8b) 110 : AR0,AR1,NWSIZE,SX,OPT,8086 */
        {I_MOVZX, 2, {REG_GPR|BITS16,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66987, 169, 1254},
    /*   7 : MOVZX reg32,rm32 [rm:       nw o32 8b /r                      ] ND,AR0-1,SX,OPT,386 */
        /* 327 321 001(8b) 110 : AR0,AR1,NWSIZE,SX,OPT,386 */
        {I_MOVZX, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66993, 170, 1255},
    /*   8 : MOVZX reg64,rm32 [rm:       nw o64 8b /r                      ] ND,AR0-1,SX,OPT,LONG,PROT,X86_64 */
        /* 327 324 001(8b) 110 : AR0,AR1,NWSIZE,SX,OPT,LONG,PROT,X86_64 */
        {I_MOVZX, 2, {REG_GPR|BITS64,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66999, 171, 1256},
};

static const struct itemplate instrux_MOVZXB[3] = {
    /*   0 : MOVZXB reg16,rm8 [rm:       o16 0f b6 /r                      ] ND,386 */
        /* 320 355 001(b6) 110 : 386 */
        {I_MOVZXB, 2, {REG_GPR|BITS16,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66951, 3, 1245},
    /*   1 : MOVZXB reg32,rm8 [rm:       o32 0f b6 /r                      ] ND,386 */
        /* 321 355 001(b6) 110 : 386 */
        {I_MOVZXB, 2, {REG_GPR|BITS32,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66957, 3, 1246},
    /*   2 : MOVZXB reg64,rm8 [rm:       o64 0f b6 /r                      ] ND,LONG,PROT,X86_64 */
        /* 324 355 001(b6) 110 : LONG,PROT,X86_64 */
        {I_MOVZXB, 2, {REG_GPR|BITS64,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+66963, 24, 1247},
};

static const struct itemplate instrux_MOVZXW[3] = {
    /*   0 : MOVZXW reg16,rm16 [rm:       o16 0f b7 /r                      ] ND,386 */
        /* 320 355 001(b7) 110 : 386 */
        {I_MOVZXW, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66969, 3, 1251},
    /*   1 : MOVZXW reg32,rm16 [rm:       o32 0f b7 /r                      ] ND,386 */
        /* 321 355 001(b7) 110 : 386 */
        {I_MOVZXW, 2, {REG_GPR|BITS32,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66975, 3, 1252},
    /*   2 : MOVZXW reg64,rm16 [rm:       o64 0f b7 /r                      ] ND,LONG,PROT,X86_64 */
        /* 324 355 001(b7) 110 : LONG,PROT,X86_64 */
        {I_MOVZXW, 2, {REG_GPR|BITS64,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66981, 24, 1253},
};

static const struct itemplate instrux_MOVZXD[3] = {
    /*   0 : MOVZXD reg16,rm32 [rm:       nw o16 8b /r                      ] ND,OPT,8086 */
        /* 327 320 001(8b) 110 : NWSIZE,OPT,8086 */
        {I_MOVZXD, 2, {REG_GPR|BITS16,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66987, 172, 1257},
    /*   1 : MOVZXD reg32,rm32 [rm:       nw o32 8b /r                      ] ND,OPT,386 */
        /* 327 321 001(8b) 110 : NWSIZE,OPT,386 */
        {I_MOVZXD, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66993, 173, 1258},
    /*   2 : MOVZXD reg64,rm32 [rm:       nw o64 8b /r                      ] ND,OPT,LONG,PROT,X86_64 */
        /* 327 324 001(8b) 110 : NWSIZE,OPT,LONG,PROT,X86_64 */
        {I_MOVZXD, 2, {REG_GPR|BITS64,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+66999, 174, 1259},
};

static const struct itemplate instrux_CMPXCHG[4] = {
    /*   0 : CMPXCHG rm8,reg8 [mr:       hle o8 0f b0 /r                   ] SM0-1,LOCK,FL,PENT */
        /* 273 355 001(b0) 101 : SM0,SM1,LOCK,FL,PENT */
        {I_CMPXCHG, 2, {RM_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+67005, 175, 1262},
    /*   1 : CMPXCHG rm16,reg16 [mr:       hle o16 0f b1 /r                  ] SM0-1,LOCK,FL,PENT */
        /* 273 320 355 001(b1) 101 : SM0,SM1,LOCK,FL,PENT */
        {I_CMPXCHG, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55915, 175, 1263},
    /*   2 : CMPXCHG rm32,reg32 [mr:       hle o32 0f b1 /r                  ] SM0-1,LOCK,FL,PENT */
        /* 273 321 355 001(b1) 101 : SM0,SM1,LOCK,FL,PENT */
        {I_CMPXCHG, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+55922, 175, 1264},
    /*   3 : CMPXCHG rm64,reg64 [mr:       hle o64 0f b1 /r                  ] SM0-1,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 355 001(b1) 101 : SM0,SM1,LOCK,LONG,FL,PROT,X86_64 */
        {I_CMPXCHG, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+55929, 27, 1265},
};

static const struct itemplate instrux_CMPXCHG8B[1] = {
    /*   0 : CMPXCHG8B mem64 [m:        hle norexw 0f c7 /1               ] LOCK,FL,PENT */
        /* 273 317 355 001(c7) 201 : LOCK,FL,PENT */
        {I_CMPXCHG8B, 1, {MEMORY|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+55936, 176, 1266},
};

static const struct itemplate instrux_CMPXCHG16B[1] = {
    /*   0 : CMPXCHG16B mem128 [m:        o64 0f c7 /1                      ] LOCK,LONG,FL,PROT,X86_64 */
        /* 324 355 001(c7) 201 : LOCK,LONG,FL,PROT,X86_64 */
        {I_CMPXCHG16B, 1, {MEMORY|BITS128,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67011, 78, 1267},
};

static const struct itemplate instrux_XADD[4] = {
    /*   0 : XADD rm8,reg8 [mr:       hle o8 0f c0 /r                   ] SM0-1,LOCK,FL,486 */
        /* 273 355 001(c0) 101 : SM0,SM1,LOCK,FL,486 */
        {I_XADD, 2, {RM_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+67017, 177, 1269},
    /*   1 : XADD rm16,reg16 [mr:       hle o16 0f c1 /r                  ] SM0-1,LOCK,FL,486 */
        /* 273 320 355 001(c1) 101 : SM0,SM1,LOCK,FL,486 */
        {I_XADD, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+55943, 177, 1270},
    /*   2 : XADD rm32,reg32 [mr:       hle o32 0f c1 /r                  ] SM0-1,LOCK,FL,486 */
        /* 273 321 355 001(c1) 101 : SM0,SM1,LOCK,FL,486 */
        {I_XADD, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+55950, 177, 1271},
    /*   3 : XADD rm64,reg64 [mr:       hle o64 0f c1 /r                  ] SM0-1,LOCK,LONG,FL,PROT,X86_64 */
        /* 273 324 355 001(c1) 101 : SM0,SM1,LOCK,LONG,FL,PROT,X86_64 */
        {I_XADD, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+55957, 27, 1272},
};

static const struct itemplate instrux_XCHG[15] = {
    /*   0 : XCHG reg_ax,reg16 [-r:       o16 90+r                          ] 8086 */
        /* 320 011 220 : 8086 */
        {I_XCHG, 2, {REG_AX,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+72712, 23, 1274},
    /*   1 : XCHG reg_rax,reg64 [-r:       o64 90+r                          ] ZU,LONG,PROT,X86_64 */
        /* 324 011 220 : ZU,LONG,PROT,X86_64 */
        {I_XCHG, 2, {REG_RAX,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+72716, 178, 1275},
    /*   2 : XCHG reg16,reg_ax [r-:       o16 90+r                          ] ND,8086 */
        /* 320 010 220 : 8086 */
        {I_XCHG, 2, {REG_GPR|BITS16,REG_AX,0,0,0}, NO_DECORATOR, nasm_bytecodes+72720, 23, 1276},
    /*   3 : XCHG reg64,reg_rax [r-:       o64 90+r                          ] ND,LONG,PROT,X86_64 */
        /* 324 010 220 : LONG,PROT,X86_64 */
        {I_XCHG, 2, {REG_GPR|BITS64,REG_RAX,0,0,0}, NO_DECORATOR, nasm_bytecodes+72724, 24, 1277},
    /*   4 : XCHG reg_eax,reg32na [-r:       o32 90+r                          ] ZU,386 */
        /* 321 011 220 : ZU,386 */
        {I_XCHG, 2, {REG_EAX,REG_NA|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+72728, 179, 1279},
    /*   5 : XCHG reg32na,reg_eax [r-:       o32 90+r                          ] ND,386 */
        /* 321 010 220 : 386 */
        {I_XCHG, 2, {REG_NA|BITS32,REG_EAX,0,0,0}, NO_DECORATOR, nasm_bytecodes+72732, 3, 1280},
    /*   6 : XCHG reg_eax,reg_eax [--:       o32 90                            ] ND,NOREX,NOAPX,ZU,NOLONG,386 */
        /* 321 001(90) : NOREX,NOAPX,ZU,NOLONG,386 */
        {I_XCHG, 2, {REG_EAX|RN_L16,REG_EAX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+72736, 180, 1281},
    /*   7 : XCHG reg8,rm8 [rm:       hlenl o8 86 /r                    ] SM0-1,LOCK1,8086 */
        /* 272 001(86) 110 : SM0,SM1,LOCK1,8086 */
        {I_XCHG, 2, {REG_GPR|BITS8,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+71659, 181, 1282},
    /*   8 : XCHG reg16,rm16 [rm:       hlenl o16 87 /r                   ] SM0-1,LOCK1,8086 */
        /* 272 320 001(87) 110 : SM0,SM1,LOCK1,8086 */
        {I_XCHG, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67023, 181, 1283},
    /*   9 : XCHG reg32,rm32 [rm:       hlenl o32 87 /r                   ] SM0-1,LOCK1,386 */
        /* 272 321 001(87) 110 : SM0,SM1,LOCK1,386 */
        {I_XCHG, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+67029, 182, 1284},
    /*  10 : XCHG reg64,rm64 [rm:       hlenl o64 87 /r                   ] SM0-1,LOCK1,LONG,PROT,X86_64 */
        /* 272 324 001(87) 110 : SM0,SM1,LOCK1,LONG,PROT,X86_64 */
        {I_XCHG, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+67035, 183, 1285},
    /*  11 : XCHG rm8,reg8 [mr:       hlenl o8 86 /r                    ] SM0,ND,SM1,LOCK,8086 */
        /* 272 001(86) 101 : SM0,SM1,LOCK,8086 */
        {I_XCHG, 2, {RM_GPR|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+71664, 184, 1286},
    /*  12 : XCHG rm16,reg16 [mr:       hlenl o16 87 /r                   ] ND,SM0-1,LOCK,8086 */
        /* 272 320 001(87) 101 : SM0,SM1,LOCK,8086 */
        {I_XCHG, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67041, 184, 1287},
    /*  13 : XCHG rm32,reg32 [mr:       hlenl o32 87 /r                   ] SM0,ND,SM1,LOCK,386 */
        /* 272 321 001(87) 101 : SM0,SM1,LOCK,386 */
        {I_XCHG, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+67047, 185, 1288},
    /*  14 : XCHG rm64,reg64 [mr:       hlenl o64 87 /r                   ] ND,SM0-1,LOCK,LONG,PROT,X86_64 */
        /* 272 324 001(87) 101 : SM0,SM1,LOCK,LONG,PROT,X86_64 */
        {I_XCHG, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+67053, 186, 1289},
};

static const struct itemplate instrux_CMPXCHG486[3] = {
    /*   0 : CMPXCHG486 rm8,reg8 [mr:       o8 0f a6 /r                       ] SM0,ND,SM1,NOREX,NOAPX,LOCK,NOLONG,FL,UNDOC,OBSOLETE,486 */
        /* 355 001(a6) 101 : SM0,SM1,NOREX,NOAPX,LOCK,NOLONG,FL,UNDOC,OBSOLETE,486 */
        {I_CMPXCHG486, 2, {RM_GPR|BITS8|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66910, 187, 1292},
    /*   1 : CMPXCHG486 rm16,reg16 [mr:       o16 0f a7 /r                      ] SM0,ND,SM1,NOREX,NOAPX,LOCK,NOLONG,FL,UNDOC,OBSOLETE,486 */
        /* 320 355 001(a7) 101 : SM0,SM1,NOREX,NOAPX,LOCK,NOLONG,FL,UNDOC,OBSOLETE,486 */
        {I_CMPXCHG486, 2, {RM_GPR|BITS16|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66891, 187, 1293},
    /*   2 : CMPXCHG486 rm32,reg32 [mr:       o32 0f a7 /r                      ] ND,SM0-1,NOREX,NOAPX,LOCK,NOLONG,FL,UNDOC,OBSOLETE,486 */
        /* 321 355 001(a7) 101 : SM0,SM1,NOREX,NOAPX,LOCK,NOLONG,FL,UNDOC,OBSOLETE,486 */
        {I_CMPXCHG486, 2, {RM_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66897, 187, 1294},
};

static const struct itemplate instrux_JMPABS[2] = {
    /*   0 : JMPABS imm64|near [i:        a64 np rex2 a1 iq                 ] LONG,PROT,APX,X86_64 */
        /* 313 360 350 001(a1) 054 : LONG,REX2,PROT,APX,X86_64 */
        {I_JMPABS, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+55964, 188, 1298},
    /*   1 : JMPABS imm64|abs|near [i:        a64 np rex2 a1 iq                 ] ND,LONG,PROT,APX,X86_64 */
        /* 313 360 350 001(a1) 054 : LONG,REX2,PROT,APX,X86_64 */
        {I_JMPABS, 1, {IMM_NORMAL|BITS64|ABS|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+55964, 188, 1300},
};

static const struct itemplate instrux_JMP[31] = {
    /*   0 : JMP imm64|abs|near [i:        a64 np rex2 a1 iq                 ] ND,LONG,PROT,APX,X86_64 */
        /* 313 360 350 001(a1) 054 : LONG,REX2,PROT,APX,X86_64 */
        {I_JMP, 1, {IMM_NORMAL|BITS64|ABS|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+55964, 188, 1299},
    /*   1 : JMP imm16|short [i:        nw o16 eb rel8                    ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 327 320 001(eb) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_JMP, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+55972, 189, 1303},
    /*   2 : JMP imm32|short [i:        nw o32 eb rel8                    ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 327 321 001(eb) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_JMP, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+55979, 189, 1304},
    /*   3 : JMP imm64|short [i:        nw o64 eb rel8                    ] ND,AR0,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 327 324 001(eb) 050 : AR0,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_JMP, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+55986, 190, 1305},
    /*   4 : JMP imm16|near [i:        jmp8 nw o16 eb rel8               ] AR0,OSIZE,JMP_RELAX,NOREX,NOAPX,NOLONG,8086 */
        /* 371 327 320 001(eb) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,NOREX,NOAPX,NOLONG,8086 */
        {I_JMP, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+55971, 191, 1306},
    /*   5 : JMP imm32|near [i:        jmp8 nw o32 eb rel8               ] AR0,OSIZE,JMP_RELAX,NOREX,NOAPX,NOLONG,8086 */
        /* 371 327 321 001(eb) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,NOREX,NOAPX,NOLONG,8086 */
        {I_JMP, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+55978, 191, 1307},
    /*   6 : JMP imm64|near [i:        jmp8 nw o64 eb rel8               ] AR0,OSIZE,JMP_RELAX,NOAPX,LONG,PROT,X86_64 */
        /* 371 327 324 001(eb) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,NOAPX,LONG,PROT,X86_64 */
        {I_JMP, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+55985, 192, 1308},
    /*   7 : JMP imm32|near [i:        jmp8 nw o64 eb rel8               ] ND,AR0,SX,JMP_RELAX,NOAPX,LONG,PROT,X86_64 */
        /* 371 327 324 001(eb) 050 : AR0,NWSIZE,SX,JMP_RELAX,NOAPX,LONG,PROT,X86_64 */
        {I_JMP, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+55985, 193, 1309},
    /*   8 : JMP imm16|near [i:        nw o16 e9 rel                     ] AR0,OSIZE,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(e9) 064 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JMP, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67059, 194, 1310},
    /*   9 : JMP imm32|near [i:        nw o32 e9 rel                     ] AR0,OSIZE,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(e9) 064 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JMP, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67065, 194, 1311},
    /*  10 : JMP imm64|near [i:        nw o64 e9 rel                     ] AR0,OSIZE,LONG,BND,PROT,X86_64 */
        /* 327 324 001(e9) 064 : AR0,NWSIZE,OSIZE,LONG,BND,PROT,X86_64 */
        {I_JMP, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67071, 195, 1312},
    /*  11 : JMP imm32|near [i:        nw o64 e9 rel                     ] ND,AR0,SX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(e9) 064 : AR0,NWSIZE,SX,LONG,BND,PROT,X86_64 */
        {I_JMP, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67071, 196, 1313},
    /*  12 : JMP rm16|near [m:        nw o16 ff /4                      ] AR0,OSIZE,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(ff) 204 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JMP, 1, {RM_GPR|BITS16|RN_L16|NEAR|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67077, 194, 1314},
    /*  13 : JMP rm32|near [m:        nw o32 ff /4                      ] AR0,OSIZE,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 001(ff) 204 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JMP, 1, {RM_GPR|BITS32|RN_L16|NEAR|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67083, 197, 1315},
    /*  14 : JMP rm64|near [m:        nw o64 ff /4                      ] AR0,OSIZE,LONG,BND,PROT,X86_64 */
        /* 327 324 001(ff) 204 : AR0,NWSIZE,OSIZE,LONG,BND,PROT,X86_64 */
        {I_JMP, 1, {RM_GPR|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67089, 195, 1316},
    /*  15 : JMP imm16|far [i:        o16 ea iwd seg                    ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 320 001(ea) 034 074 : AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_JMP, 1, {IMM_NORMAL|BITS16|FAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67095, 198, 1318},
    /*  16 : JMP imm32|far [i:        o32 ea iwd seg                    ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 321 001(ea) 034 074 : AR0,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_JMP, 1, {IMM_NORMAL|BITS32|FAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67101, 199, 1319},
    /*  17 : JMP imm16:imm16 [ji:       o16 ea iw iw                      ] ND,SM0-1,AR0,SX,NOREX,NOAPX,NOLONG,8086 */
        /* 320 001(ea) 031 030 : SM0,SM1,AR0,SX,NOREX,NOAPX,NOLONG,8086 */
        {I_JMP, 2, {IMM_NORMAL|BITS16|COLON,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67107, 200, 1321},
    /*  18 : JMP imm32:imm32 [ji:       o32 ea id iw                      ] ND,SM0-1,AR0,SX,NOREX,NOAPX,NOLONG,386 */
        /* 321 001(ea) 041 030 : SM0,SM1,AR0,SX,NOREX,NOAPX,NOLONG,386 */
        {I_JMP, 2, {IMM_NORMAL|BITS32|COLON,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+67113, 201, 1322},
    /*  19 : JMP imm16:imm16|far [ji:       o16 ea iw iw                      ] SM0,ND,SM1,AR0,SX,NOREX,NOAPX,NOLONG,8086 */
        /* 320 001(ea) 031 030 : SM0,SM1,AR0,SX,NOREX,NOAPX,NOLONG,8086 */
        {I_JMP, 2, {IMM_NORMAL|BITS16|COLON,IMM_NORMAL|BITS16|FAR,0,0,0}, NO_DECORATOR, nasm_bytecodes+67107, 200, 1323},
    /*  20 : JMP imm32:imm32|far [ji:       o32 ea id iw                      ] SM0,ND,SM1,AR0,SX,NOREX,NOAPX,NOLONG,386 */
        /* 321 001(ea) 041 030 : SM0,SM1,AR0,SX,NOREX,NOAPX,NOLONG,386 */
        {I_JMP, 2, {IMM_NORMAL|BITS32|COLON,IMM_NORMAL|BITS32|FAR,0,0,0}, NO_DECORATOR, nasm_bytecodes+67113, 201, 1324},
    /*  21 : JMP imm16:imm16 [ji:       o16 ea iw iw                      ] AR1,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 320 001(ea) 031 030 : AR1,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_JMP, 2, {IMM_NORMAL|BITS16|COLON,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67107, 202, 1326},
    /*  22 : JMP imm16:imm32 [ji:       o32 ea id iw                      ] AR1,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 321 001(ea) 041 030 : AR1,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_JMP, 2, {IMM_NORMAL|BITS16|COLON,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+67113, 203, 1327},
    /*  23 : JMP imm16:imm16|far [ji:       o16 ea iw iw                      ] ND,AR1,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 320 001(ea) 031 030 : AR1,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_JMP, 2, {IMM_NORMAL|BITS16|COLON,IMM_NORMAL|BITS16|FAR,0,0,0}, NO_DECORATOR, nasm_bytecodes+67107, 202, 1328},
    /*  24 : JMP imm16:imm32|far [ji:       o32 ea id iw                      ] ND,AR1,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 321 001(ea) 041 030 : AR1,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_JMP, 2, {IMM_NORMAL|BITS16|COLON,IMM_NORMAL|BITS32|FAR,0,0,0}, NO_DECORATOR, nasm_bytecodes+67113, 203, 1329},
    /*  25 : JMP mem16|far [m:        o16 ff /5                         ] AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 320 001(ff) 205 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_JMP, 1, {MEMORY|BITS16|RN_L16|FAR|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71669, 189, 1332},
    /*  26 : JMP mem32|far [m:        o32 ff /5                         ] AR0,NWSIZE,OSIZE,386 */
        /* 321 001(ff) 205 : AR0,NWSIZE,OSIZE,386 */
        {I_JMP, 1, {MEMORY|BITS32|FAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71674, 204, 1333},
    /*  27 : JMP mem64|far [m:        o64 ff /5                         ] AR0,NWSIZE,OSIZE,LONG,386,X86_64 */
        /* 324 001(ff) 205 : AR0,NWSIZE,OSIZE,LONG,PROT,X86_64 */
        {I_JMP, 1, {MEMORY|BITS64|FAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71679, 205, 1334},
    /*  28 : JMP rm16 [m:        nw o16 ff /4                      ] AR0,OSIZE,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(ff) 204 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JMP, 1, {RM_GPR|BITS16|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67077, 194, 1337},
    /*  29 : JMP rm32 [m:        nw o32 ff /4                      ] AR0,OSIZE,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 001(ff) 204 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JMP, 1, {RM_GPR|BITS32|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67083, 197, 1338},
    /*  30 : JMP rm64 [m:        nw o64 ff /4                      ] AR0,OSIZE,LONG,BND,PROT,X86_64 */
        /* 327 324 001(ff) 204 : AR0,NWSIZE,OSIZE,LONG,BND,PROT,X86_64 */
        {I_JMP, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67089, 195, 1339},
};

static const struct itemplate instrux_JA[12] = {
    /*   0 : JA imm16|short [i:        nw o16 77 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(77) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JA, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+55993, 206, 1341},
    /*   1 : JA imm32|short [i:        nw o32 77 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(77) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JA, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56105, 206, 1342},
    /*   2 : JA imm64|short [i:        nw o64 77 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(77) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JA, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56217, 207, 1343},
    /*   3 : JA imm16|near [i:        jcc8 nw o16 77 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 320 001(77) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JA, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+55992, 208, 1344},
    /*   4 : JA imm32|near [i:        jcc8 nw o32 77 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 321 001(77) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JA, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56104, 208, 1345},
    /*   5 : JA imm64|near [i:        jcc8 nw o64 77 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(77) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JA, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56216, 209, 1346},
    /*   6 : JA imm32|near [i:        jcc8 nw o64 77 rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(77) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JA, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56216, 210, 1347},
    /*   7 : JA imm16|near [i:        nw o16 0f 87 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 320 355 001(87) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JA, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56328, 211, 1348},
    /*   8 : JA imm32|near [i:        nw o32 0f 87 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 355 001(87) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JA, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56440, 211, 1349},
    /*   9 : JA imm64|near [i:        nw o64 0f 87 rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(87) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JA, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56552, 207, 1350},
    /*  10 : JA imm32|near [i:        nw o64 0f 87 rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(87) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JA, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56552, 212, 1351},
    /*  11 : JA imm [i:        76 jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(76) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JA, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56664, 213, 1354},
};

static const struct itemplate instrux_JAE[12] = {
    /*   0 : JAE imm16|short [i:        nw o16 73 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(73) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JAE, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56000, 206, 1341},
    /*   1 : JAE imm32|short [i:        nw o32 73 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(73) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JAE, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56112, 206, 1342},
    /*   2 : JAE imm64|short [i:        nw o64 73 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(73) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JAE, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56224, 207, 1343},
    /*   3 : JAE imm16|near [i:        jcc8 nw o16 73 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 320 001(73) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JAE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+55999, 208, 1344},
    /*   4 : JAE imm32|near [i:        jcc8 nw o32 73 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 321 001(73) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JAE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56111, 208, 1345},
    /*   5 : JAE imm64|near [i:        jcc8 nw o64 73 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 370 327 324 001(73) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JAE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56223, 209, 1346},
    /*   6 : JAE imm32|near [i:        jcc8 nw o64 73 rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(73) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JAE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56223, 210, 1347},
    /*   7 : JAE imm16|near [i:        nw o16 0f 83 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 320 355 001(83) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JAE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56335, 211, 1348},
    /*   8 : JAE imm32|near [i:        nw o32 0f 83 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 321 355 001(83) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JAE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56447, 211, 1349},
    /*   9 : JAE imm64|near [i:        nw o64 0f 83 rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 327 324 355 001(83) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JAE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56559, 207, 1350},
    /*  10 : JAE imm32|near [i:        nw o64 0f 83 rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(83) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JAE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56559, 212, 1351},
    /*  11 : JAE imm [i:        72 jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(72) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JAE, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56671, 213, 1354},
};

static const struct itemplate instrux_JB[12] = {
    /*   0 : JB imm16|short [i:        nw o16 72 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(72) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JB, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56007, 206, 1341},
    /*   1 : JB imm32|short [i:        nw o32 72 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(72) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JB, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56119, 206, 1342},
    /*   2 : JB imm64|short [i:        nw o64 72 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(72) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JB, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56231, 207, 1343},
    /*   3 : JB imm16|near [i:        jcc8 nw o16 72 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 320 001(72) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JB, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56006, 208, 1344},
    /*   4 : JB imm32|near [i:        jcc8 nw o32 72 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 321 001(72) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JB, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56118, 208, 1345},
    /*   5 : JB imm64|near [i:        jcc8 nw o64 72 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 370 327 324 001(72) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JB, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56230, 209, 1346},
    /*   6 : JB imm32|near [i:        jcc8 nw o64 72 rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(72) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JB, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56230, 210, 1347},
    /*   7 : JB imm16|near [i:        nw o16 0f 82 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 320 355 001(82) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JB, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56342, 211, 1348},
    /*   8 : JB imm32|near [i:        nw o32 0f 82 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 321 355 001(82) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JB, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56454, 211, 1349},
    /*   9 : JB imm64|near [i:        nw o64 0f 82 rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 327 324 355 001(82) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JB, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56566, 207, 1350},
    /*  10 : JB imm32|near [i:        nw o64 0f 82 rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(82) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JB, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56566, 212, 1351},
    /*  11 : JB imm [i:        73 jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(73) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JB, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56678, 213, 1354},
};

static const struct itemplate instrux_JBE[12] = {
    /*   0 : JBE imm16|short [i:        nw o16 76 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(76) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JBE, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56014, 206, 1341},
    /*   1 : JBE imm32|short [i:        nw o32 76 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(76) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JBE, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56126, 206, 1342},
    /*   2 : JBE imm64|short [i:        nw o64 76 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(76) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JBE, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56238, 207, 1343},
    /*   3 : JBE imm16|near [i:        jcc8 nw o16 76 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 320 001(76) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JBE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56013, 208, 1344},
    /*   4 : JBE imm32|near [i:        jcc8 nw o32 76 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 321 001(76) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JBE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56125, 208, 1345},
    /*   5 : JBE imm64|near [i:        jcc8 nw o64 76 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 370 327 324 001(76) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JBE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56237, 209, 1346},
    /*   6 : JBE imm32|near [i:        jcc8 nw o64 76 rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(76) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JBE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56237, 210, 1347},
    /*   7 : JBE imm16|near [i:        nw o16 0f 86 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 320 355 001(86) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JBE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56349, 211, 1348},
    /*   8 : JBE imm32|near [i:        nw o32 0f 86 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 321 355 001(86) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JBE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56461, 211, 1349},
    /*   9 : JBE imm64|near [i:        nw o64 0f 86 rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 327 324 355 001(86) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JBE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56573, 207, 1350},
    /*  10 : JBE imm32|near [i:        nw o64 0f 86 rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(86) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JBE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56573, 212, 1351},
    /*  11 : JBE imm [i:        77 jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(77) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JBE, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56685, 213, 1354},
};

static const struct itemplate instrux_JC[12] = {
    /*   0 : JC imm16|short [i:        nw o16 72 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(72) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JC, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56007, 206, 1341},
    /*   1 : JC imm32|short [i:        nw o32 72 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(72) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JC, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56119, 206, 1342},
    /*   2 : JC imm64|short [i:        nw o64 72 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(72) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JC, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56231, 207, 1343},
    /*   3 : JC imm16|near [i:        jcc8 nw o16 72 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 320 001(72) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JC, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56006, 208, 1344},
    /*   4 : JC imm32|near [i:        jcc8 nw o32 72 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 321 001(72) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JC, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56118, 208, 1345},
    /*   5 : JC imm64|near [i:        jcc8 nw o64 72 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(72) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JC, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56230, 209, 1346},
    /*   6 : JC imm32|near [i:        jcc8 nw o64 72 rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(72) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JC, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56230, 210, 1347},
    /*   7 : JC imm16|near [i:        nw o16 0f 82 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 320 355 001(82) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JC, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56342, 211, 1348},
    /*   8 : JC imm32|near [i:        nw o32 0f 82 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 355 001(82) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JC, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56454, 211, 1349},
    /*   9 : JC imm64|near [i:        nw o64 0f 82 rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(82) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JC, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56566, 207, 1350},
    /*  10 : JC imm32|near [i:        nw o64 0f 82 rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(82) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JC, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56566, 212, 1351},
    /*  11 : JC imm [i:        73 jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(73) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JC, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56678, 213, 1354},
};

static const struct itemplate instrux_JE[12] = {
    /*   0 : JE imm16|short [i:        nw o16 74 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(74) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JE, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56021, 206, 1341},
    /*   1 : JE imm32|short [i:        nw o32 74 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(74) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JE, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56133, 206, 1342},
    /*   2 : JE imm64|short [i:        nw o64 74 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(74) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JE, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56245, 207, 1343},
    /*   3 : JE imm16|near [i:        jcc8 nw o16 74 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 320 001(74) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56020, 208, 1344},
    /*   4 : JE imm32|near [i:        jcc8 nw o32 74 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 321 001(74) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56132, 208, 1345},
    /*   5 : JE imm64|near [i:        jcc8 nw o64 74 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 370 327 324 001(74) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56244, 209, 1346},
    /*   6 : JE imm32|near [i:        jcc8 nw o64 74 rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(74) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56244, 210, 1347},
    /*   7 : JE imm16|near [i:        nw o16 0f 84 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 320 355 001(84) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56356, 211, 1348},
    /*   8 : JE imm32|near [i:        nw o32 0f 84 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 321 355 001(84) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56468, 211, 1349},
    /*   9 : JE imm64|near [i:        nw o64 0f 84 rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 327 324 355 001(84) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56580, 207, 1350},
    /*  10 : JE imm32|near [i:        nw o64 0f 84 rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(84) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56580, 212, 1351},
    /*  11 : JE imm [i:        75 jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(75) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JE, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56692, 213, 1354},
};

static const struct itemplate instrux_JG[12] = {
    /*   0 : JG imm16|short [i:        nw o16 7f rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(7f) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JG, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56028, 206, 1341},
    /*   1 : JG imm32|short [i:        nw o32 7f rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(7f) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JG, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56140, 206, 1342},
    /*   2 : JG imm64|short [i:        nw o64 7f rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(7f) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JG, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56252, 207, 1343},
    /*   3 : JG imm16|near [i:        jcc8 nw o16 7f rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 320 001(7f) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JG, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56027, 208, 1344},
    /*   4 : JG imm32|near [i:        jcc8 nw o32 7f rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 321 001(7f) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JG, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56139, 208, 1345},
    /*   5 : JG imm64|near [i:        jcc8 nw o64 7f rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(7f) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JG, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56251, 209, 1346},
    /*   6 : JG imm32|near [i:        jcc8 nw o64 7f rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(7f) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JG, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56251, 210, 1347},
    /*   7 : JG imm16|near [i:        nw o16 0f 8f rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 320 355 001(8f) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JG, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56363, 211, 1348},
    /*   8 : JG imm32|near [i:        nw o32 0f 8f rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 355 001(8f) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JG, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56475, 211, 1349},
    /*   9 : JG imm64|near [i:        nw o64 0f 8f rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(8f) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JG, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56587, 207, 1350},
    /*  10 : JG imm32|near [i:        nw o64 0f 8f rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(8f) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JG, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56587, 212, 1351},
    /*  11 : JG imm [i:        7e jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(7e) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JG, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56699, 213, 1354},
};

static const struct itemplate instrux_JGE[12] = {
    /*   0 : JGE imm16|short [i:        nw o16 7d rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(7d) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JGE, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56035, 206, 1341},
    /*   1 : JGE imm32|short [i:        nw o32 7d rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(7d) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JGE, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56147, 206, 1342},
    /*   2 : JGE imm64|short [i:        nw o64 7d rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(7d) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JGE, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56259, 207, 1343},
    /*   3 : JGE imm16|near [i:        jcc8 nw o16 7d rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 320 001(7d) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JGE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56034, 208, 1344},
    /*   4 : JGE imm32|near [i:        jcc8 nw o32 7d rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 321 001(7d) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JGE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56146, 208, 1345},
    /*   5 : JGE imm64|near [i:        jcc8 nw o64 7d rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 370 327 324 001(7d) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JGE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56258, 209, 1346},
    /*   6 : JGE imm32|near [i:        jcc8 nw o64 7d rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(7d) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JGE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56258, 210, 1347},
    /*   7 : JGE imm16|near [i:        nw o16 0f 8d rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 320 355 001(8d) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JGE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56370, 211, 1348},
    /*   8 : JGE imm32|near [i:        nw o32 0f 8d rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 321 355 001(8d) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JGE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56482, 211, 1349},
    /*   9 : JGE imm64|near [i:        nw o64 0f 8d rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 327 324 355 001(8d) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JGE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56594, 207, 1350},
    /*  10 : JGE imm32|near [i:        nw o64 0f 8d rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(8d) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JGE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56594, 212, 1351},
    /*  11 : JGE imm [i:        7c jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(7c) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JGE, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56706, 213, 1354},
};

static const struct itemplate instrux_JL[12] = {
    /*   0 : JL imm16|short [i:        nw o16 7c rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(7c) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JL, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56042, 206, 1341},
    /*   1 : JL imm32|short [i:        nw o32 7c rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(7c) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JL, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56154, 206, 1342},
    /*   2 : JL imm64|short [i:        nw o64 7c rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(7c) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JL, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56266, 207, 1343},
    /*   3 : JL imm16|near [i:        jcc8 nw o16 7c rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 320 001(7c) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JL, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56041, 208, 1344},
    /*   4 : JL imm32|near [i:        jcc8 nw o32 7c rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 321 001(7c) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JL, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56153, 208, 1345},
    /*   5 : JL imm64|near [i:        jcc8 nw o64 7c rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(7c) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JL, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56265, 209, 1346},
    /*   6 : JL imm32|near [i:        jcc8 nw o64 7c rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(7c) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JL, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56265, 210, 1347},
    /*   7 : JL imm16|near [i:        nw o16 0f 8c rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 320 355 001(8c) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JL, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56377, 211, 1348},
    /*   8 : JL imm32|near [i:        nw o32 0f 8c rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 355 001(8c) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JL, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56489, 211, 1349},
    /*   9 : JL imm64|near [i:        nw o64 0f 8c rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(8c) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JL, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56601, 207, 1350},
    /*  10 : JL imm32|near [i:        nw o64 0f 8c rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(8c) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JL, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56601, 212, 1351},
    /*  11 : JL imm [i:        7d jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(7d) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JL, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56713, 213, 1354},
};

static const struct itemplate instrux_JLE[12] = {
    /*   0 : JLE imm16|short [i:        nw o16 7e rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(7e) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JLE, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56049, 206, 1341},
    /*   1 : JLE imm32|short [i:        nw o32 7e rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(7e) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JLE, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56161, 206, 1342},
    /*   2 : JLE imm64|short [i:        nw o64 7e rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(7e) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JLE, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56273, 207, 1343},
    /*   3 : JLE imm16|near [i:        jcc8 nw o16 7e rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 320 001(7e) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JLE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56048, 208, 1344},
    /*   4 : JLE imm32|near [i:        jcc8 nw o32 7e rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 321 001(7e) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JLE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56160, 208, 1345},
    /*   5 : JLE imm64|near [i:        jcc8 nw o64 7e rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 370 327 324 001(7e) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JLE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56272, 209, 1346},
    /*   6 : JLE imm32|near [i:        jcc8 nw o64 7e rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(7e) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JLE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56272, 210, 1347},
    /*   7 : JLE imm16|near [i:        nw o16 0f 8e rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 320 355 001(8e) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JLE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56384, 211, 1348},
    /*   8 : JLE imm32|near [i:        nw o32 0f 8e rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 321 355 001(8e) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JLE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56496, 211, 1349},
    /*   9 : JLE imm64|near [i:        nw o64 0f 8e rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 327 324 355 001(8e) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JLE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56608, 207, 1350},
    /*  10 : JLE imm32|near [i:        nw o64 0f 8e rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(8e) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JLE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56608, 212, 1351},
    /*  11 : JLE imm [i:        7f jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(7f) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JLE, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56720, 213, 1354},
};

static const struct itemplate instrux_JNA[12] = {
    /*   0 : JNA imm16|short [i:        nw o16 76 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(76) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNA, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56014, 206, 1341},
    /*   1 : JNA imm32|short [i:        nw o32 76 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(76) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNA, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56126, 206, 1342},
    /*   2 : JNA imm64|short [i:        nw o64 76 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(76) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNA, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56238, 207, 1343},
    /*   3 : JNA imm16|near [i:        jcc8 nw o16 76 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 320 001(76) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNA, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56013, 208, 1344},
    /*   4 : JNA imm32|near [i:        jcc8 nw o32 76 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 321 001(76) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNA, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56125, 208, 1345},
    /*   5 : JNA imm64|near [i:        jcc8 nw o64 76 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(76) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNA, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56237, 209, 1346},
    /*   6 : JNA imm32|near [i:        jcc8 nw o64 76 rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(76) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNA, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56237, 210, 1347},
    /*   7 : JNA imm16|near [i:        nw o16 0f 86 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 320 355 001(86) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNA, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56349, 211, 1348},
    /*   8 : JNA imm32|near [i:        nw o32 0f 86 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 355 001(86) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNA, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56461, 211, 1349},
    /*   9 : JNA imm64|near [i:        nw o64 0f 86 rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(86) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNA, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56573, 207, 1350},
    /*  10 : JNA imm32|near [i:        nw o64 0f 86 rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(86) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNA, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56573, 212, 1351},
    /*  11 : JNA imm [i:        77 jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(77) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JNA, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56685, 213, 1354},
};

static const struct itemplate instrux_JNAE[12] = {
    /*   0 : JNAE imm16|short [i:        nw o16 72 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(72) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNAE, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56007, 206, 1341},
    /*   1 : JNAE imm32|short [i:        nw o32 72 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(72) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNAE, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56119, 206, 1342},
    /*   2 : JNAE imm64|short [i:        nw o64 72 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(72) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNAE, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56231, 207, 1343},
    /*   3 : JNAE imm16|near [i:        jcc8 nw o16 72 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 320 001(72) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNAE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56006, 208, 1344},
    /*   4 : JNAE imm32|near [i:        jcc8 nw o32 72 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 321 001(72) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNAE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56118, 208, 1345},
    /*   5 : JNAE imm64|near [i:        jcc8 nw o64 72 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 370 327 324 001(72) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNAE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56230, 209, 1346},
    /*   6 : JNAE imm32|near [i:        jcc8 nw o64 72 rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(72) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNAE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56230, 210, 1347},
    /*   7 : JNAE imm16|near [i:        nw o16 0f 82 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 320 355 001(82) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNAE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56342, 211, 1348},
    /*   8 : JNAE imm32|near [i:        nw o32 0f 82 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 321 355 001(82) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNAE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56454, 211, 1349},
    /*   9 : JNAE imm64|near [i:        nw o64 0f 82 rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 327 324 355 001(82) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNAE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56566, 207, 1350},
    /*  10 : JNAE imm32|near [i:        nw o64 0f 82 rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(82) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNAE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56566, 212, 1351},
    /*  11 : JNAE imm [i:        73 jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(73) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JNAE, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56678, 213, 1354},
};

static const struct itemplate instrux_JNB[12] = {
    /*   0 : JNB imm16|short [i:        nw o16 73 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(73) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNB, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56000, 206, 1341},
    /*   1 : JNB imm32|short [i:        nw o32 73 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(73) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNB, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56112, 206, 1342},
    /*   2 : JNB imm64|short [i:        nw o64 73 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(73) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNB, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56224, 207, 1343},
    /*   3 : JNB imm16|near [i:        jcc8 nw o16 73 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 320 001(73) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNB, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+55999, 208, 1344},
    /*   4 : JNB imm32|near [i:        jcc8 nw o32 73 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 321 001(73) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNB, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56111, 208, 1345},
    /*   5 : JNB imm64|near [i:        jcc8 nw o64 73 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 370 327 324 001(73) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNB, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56223, 209, 1346},
    /*   6 : JNB imm32|near [i:        jcc8 nw o64 73 rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(73) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNB, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56223, 210, 1347},
    /*   7 : JNB imm16|near [i:        nw o16 0f 83 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 320 355 001(83) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNB, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56335, 211, 1348},
    /*   8 : JNB imm32|near [i:        nw o32 0f 83 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 321 355 001(83) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNB, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56447, 211, 1349},
    /*   9 : JNB imm64|near [i:        nw o64 0f 83 rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 327 324 355 001(83) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNB, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56559, 207, 1350},
    /*  10 : JNB imm32|near [i:        nw o64 0f 83 rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(83) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNB, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56559, 212, 1351},
    /*  11 : JNB imm [i:        72 jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(72) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JNB, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56671, 213, 1354},
};

static const struct itemplate instrux_JNBE[12] = {
    /*   0 : JNBE imm16|short [i:        nw o16 77 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(77) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNBE, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+55993, 206, 1341},
    /*   1 : JNBE imm32|short [i:        nw o32 77 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(77) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNBE, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56105, 206, 1342},
    /*   2 : JNBE imm64|short [i:        nw o64 77 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(77) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNBE, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56217, 207, 1343},
    /*   3 : JNBE imm16|near [i:        jcc8 nw o16 77 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 320 001(77) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNBE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+55992, 208, 1344},
    /*   4 : JNBE imm32|near [i:        jcc8 nw o32 77 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 321 001(77) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNBE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56104, 208, 1345},
    /*   5 : JNBE imm64|near [i:        jcc8 nw o64 77 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 370 327 324 001(77) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNBE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56216, 209, 1346},
    /*   6 : JNBE imm32|near [i:        jcc8 nw o64 77 rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(77) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNBE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56216, 210, 1347},
    /*   7 : JNBE imm16|near [i:        nw o16 0f 87 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 320 355 001(87) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNBE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56328, 211, 1348},
    /*   8 : JNBE imm32|near [i:        nw o32 0f 87 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 321 355 001(87) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNBE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56440, 211, 1349},
    /*   9 : JNBE imm64|near [i:        nw o64 0f 87 rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 327 324 355 001(87) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNBE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56552, 207, 1350},
    /*  10 : JNBE imm32|near [i:        nw o64 0f 87 rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(87) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNBE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56552, 212, 1351},
    /*  11 : JNBE imm [i:        76 jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(76) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JNBE, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56664, 213, 1354},
};

static const struct itemplate instrux_JNC[12] = {
    /*   0 : JNC imm16|short [i:        nw o16 73 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(73) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNC, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56000, 206, 1341},
    /*   1 : JNC imm32|short [i:        nw o32 73 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(73) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNC, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56112, 206, 1342},
    /*   2 : JNC imm64|short [i:        nw o64 73 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(73) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNC, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56224, 207, 1343},
    /*   3 : JNC imm16|near [i:        jcc8 nw o16 73 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 320 001(73) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNC, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+55999, 208, 1344},
    /*   4 : JNC imm32|near [i:        jcc8 nw o32 73 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 321 001(73) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNC, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56111, 208, 1345},
    /*   5 : JNC imm64|near [i:        jcc8 nw o64 73 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(73) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNC, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56223, 209, 1346},
    /*   6 : JNC imm32|near [i:        jcc8 nw o64 73 rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(73) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNC, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56223, 210, 1347},
    /*   7 : JNC imm16|near [i:        nw o16 0f 83 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 320 355 001(83) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNC, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56335, 211, 1348},
    /*   8 : JNC imm32|near [i:        nw o32 0f 83 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 355 001(83) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNC, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56447, 211, 1349},
    /*   9 : JNC imm64|near [i:        nw o64 0f 83 rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(83) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNC, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56559, 207, 1350},
    /*  10 : JNC imm32|near [i:        nw o64 0f 83 rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(83) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNC, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56559, 212, 1351},
    /*  11 : JNC imm [i:        72 jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(72) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JNC, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56671, 213, 1354},
};

static const struct itemplate instrux_JNE[12] = {
    /*   0 : JNE imm16|short [i:        nw o16 75 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(75) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNE, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56056, 206, 1341},
    /*   1 : JNE imm32|short [i:        nw o32 75 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(75) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNE, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56168, 206, 1342},
    /*   2 : JNE imm64|short [i:        nw o64 75 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(75) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNE, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56280, 207, 1343},
    /*   3 : JNE imm16|near [i:        jcc8 nw o16 75 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 320 001(75) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56055, 208, 1344},
    /*   4 : JNE imm32|near [i:        jcc8 nw o32 75 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 321 001(75) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56167, 208, 1345},
    /*   5 : JNE imm64|near [i:        jcc8 nw o64 75 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 370 327 324 001(75) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56279, 209, 1346},
    /*   6 : JNE imm32|near [i:        jcc8 nw o64 75 rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(75) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56279, 210, 1347},
    /*   7 : JNE imm16|near [i:        nw o16 0f 85 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 320 355 001(85) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56391, 211, 1348},
    /*   8 : JNE imm32|near [i:        nw o32 0f 85 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 321 355 001(85) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56503, 211, 1349},
    /*   9 : JNE imm64|near [i:        nw o64 0f 85 rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 327 324 355 001(85) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56615, 207, 1350},
    /*  10 : JNE imm32|near [i:        nw o64 0f 85 rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(85) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56615, 212, 1351},
    /*  11 : JNE imm [i:        74 jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(74) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JNE, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56727, 213, 1354},
};

static const struct itemplate instrux_JNG[12] = {
    /*   0 : JNG imm16|short [i:        nw o16 7e rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(7e) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNG, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56049, 206, 1341},
    /*   1 : JNG imm32|short [i:        nw o32 7e rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(7e) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNG, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56161, 206, 1342},
    /*   2 : JNG imm64|short [i:        nw o64 7e rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(7e) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNG, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56273, 207, 1343},
    /*   3 : JNG imm16|near [i:        jcc8 nw o16 7e rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 320 001(7e) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNG, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56048, 208, 1344},
    /*   4 : JNG imm32|near [i:        jcc8 nw o32 7e rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 321 001(7e) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNG, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56160, 208, 1345},
    /*   5 : JNG imm64|near [i:        jcc8 nw o64 7e rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(7e) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNG, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56272, 209, 1346},
    /*   6 : JNG imm32|near [i:        jcc8 nw o64 7e rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(7e) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNG, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56272, 210, 1347},
    /*   7 : JNG imm16|near [i:        nw o16 0f 8e rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 320 355 001(8e) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNG, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56384, 211, 1348},
    /*   8 : JNG imm32|near [i:        nw o32 0f 8e rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 355 001(8e) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNG, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56496, 211, 1349},
    /*   9 : JNG imm64|near [i:        nw o64 0f 8e rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(8e) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNG, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56608, 207, 1350},
    /*  10 : JNG imm32|near [i:        nw o64 0f 8e rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(8e) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNG, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56608, 212, 1351},
    /*  11 : JNG imm [i:        7f jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(7f) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JNG, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56720, 213, 1354},
};

static const struct itemplate instrux_JNGE[12] = {
    /*   0 : JNGE imm16|short [i:        nw o16 7c rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(7c) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNGE, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56042, 206, 1341},
    /*   1 : JNGE imm32|short [i:        nw o32 7c rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(7c) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNGE, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56154, 206, 1342},
    /*   2 : JNGE imm64|short [i:        nw o64 7c rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(7c) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNGE, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56266, 207, 1343},
    /*   3 : JNGE imm16|near [i:        jcc8 nw o16 7c rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 320 001(7c) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNGE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56041, 208, 1344},
    /*   4 : JNGE imm32|near [i:        jcc8 nw o32 7c rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 321 001(7c) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNGE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56153, 208, 1345},
    /*   5 : JNGE imm64|near [i:        jcc8 nw o64 7c rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 370 327 324 001(7c) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNGE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56265, 209, 1346},
    /*   6 : JNGE imm32|near [i:        jcc8 nw o64 7c rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(7c) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNGE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56265, 210, 1347},
    /*   7 : JNGE imm16|near [i:        nw o16 0f 8c rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 320 355 001(8c) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNGE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56377, 211, 1348},
    /*   8 : JNGE imm32|near [i:        nw o32 0f 8c rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 321 355 001(8c) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNGE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56489, 211, 1349},
    /*   9 : JNGE imm64|near [i:        nw o64 0f 8c rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 327 324 355 001(8c) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNGE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56601, 207, 1350},
    /*  10 : JNGE imm32|near [i:        nw o64 0f 8c rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(8c) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNGE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56601, 212, 1351},
    /*  11 : JNGE imm [i:        7d jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(7d) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JNGE, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56713, 213, 1354},
};

static const struct itemplate instrux_JNL[12] = {
    /*   0 : JNL imm16|short [i:        nw o16 7d rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(7d) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNL, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56035, 206, 1341},
    /*   1 : JNL imm32|short [i:        nw o32 7d rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(7d) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNL, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56147, 206, 1342},
    /*   2 : JNL imm64|short [i:        nw o64 7d rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(7d) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNL, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56259, 207, 1343},
    /*   3 : JNL imm16|near [i:        jcc8 nw o16 7d rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 320 001(7d) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNL, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56034, 208, 1344},
    /*   4 : JNL imm32|near [i:        jcc8 nw o32 7d rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 321 001(7d) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNL, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56146, 208, 1345},
    /*   5 : JNL imm64|near [i:        jcc8 nw o64 7d rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(7d) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNL, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56258, 209, 1346},
    /*   6 : JNL imm32|near [i:        jcc8 nw o64 7d rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(7d) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNL, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56258, 210, 1347},
    /*   7 : JNL imm16|near [i:        nw o16 0f 8d rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 320 355 001(8d) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNL, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56370, 211, 1348},
    /*   8 : JNL imm32|near [i:        nw o32 0f 8d rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 355 001(8d) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNL, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56482, 211, 1349},
    /*   9 : JNL imm64|near [i:        nw o64 0f 8d rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(8d) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNL, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56594, 207, 1350},
    /*  10 : JNL imm32|near [i:        nw o64 0f 8d rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(8d) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNL, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56594, 212, 1351},
    /*  11 : JNL imm [i:        7c jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(7c) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JNL, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56706, 213, 1354},
};

static const struct itemplate instrux_JNLE[12] = {
    /*   0 : JNLE imm16|short [i:        nw o16 7f rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(7f) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNLE, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56028, 206, 1341},
    /*   1 : JNLE imm32|short [i:        nw o32 7f rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(7f) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNLE, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56140, 206, 1342},
    /*   2 : JNLE imm64|short [i:        nw o64 7f rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(7f) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNLE, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56252, 207, 1343},
    /*   3 : JNLE imm16|near [i:        jcc8 nw o16 7f rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 320 001(7f) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNLE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56027, 208, 1344},
    /*   4 : JNLE imm32|near [i:        jcc8 nw o32 7f rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 321 001(7f) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNLE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56139, 208, 1345},
    /*   5 : JNLE imm64|near [i:        jcc8 nw o64 7f rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 370 327 324 001(7f) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNLE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56251, 209, 1346},
    /*   6 : JNLE imm32|near [i:        jcc8 nw o64 7f rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(7f) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNLE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56251, 210, 1347},
    /*   7 : JNLE imm16|near [i:        nw o16 0f 8f rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 320 355 001(8f) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNLE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56363, 211, 1348},
    /*   8 : JNLE imm32|near [i:        nw o32 0f 8f rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 321 355 001(8f) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNLE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56475, 211, 1349},
    /*   9 : JNLE imm64|near [i:        nw o64 0f 8f rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 327 324 355 001(8f) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNLE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56587, 207, 1350},
    /*  10 : JNLE imm32|near [i:        nw o64 0f 8f rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(8f) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNLE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56587, 212, 1351},
    /*  11 : JNLE imm [i:        7e jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(7e) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JNLE, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56699, 213, 1354},
};

static const struct itemplate instrux_JNO[12] = {
    /*   0 : JNO imm16|short [i:        nw o16 71 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(71) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNO, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56063, 206, 1341},
    /*   1 : JNO imm32|short [i:        nw o32 71 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(71) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNO, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56175, 206, 1342},
    /*   2 : JNO imm64|short [i:        nw o64 71 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(71) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNO, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56287, 207, 1343},
    /*   3 : JNO imm16|near [i:        jcc8 nw o16 71 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 320 001(71) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNO, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56062, 208, 1344},
    /*   4 : JNO imm32|near [i:        jcc8 nw o32 71 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 321 001(71) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNO, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56174, 208, 1345},
    /*   5 : JNO imm64|near [i:        jcc8 nw o64 71 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(71) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNO, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56286, 209, 1346},
    /*   6 : JNO imm32|near [i:        jcc8 nw o64 71 rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(71) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNO, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56286, 210, 1347},
    /*   7 : JNO imm16|near [i:        nw o16 0f 81 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 320 355 001(81) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNO, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56398, 211, 1348},
    /*   8 : JNO imm32|near [i:        nw o32 0f 81 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 355 001(81) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNO, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56510, 211, 1349},
    /*   9 : JNO imm64|near [i:        nw o64 0f 81 rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(81) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNO, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56622, 207, 1350},
    /*  10 : JNO imm32|near [i:        nw o64 0f 81 rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(81) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNO, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56622, 212, 1351},
    /*  11 : JNO imm [i:        70 jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(70) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JNO, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56734, 213, 1354},
};

static const struct itemplate instrux_JNP[12] = {
    /*   0 : JNP imm16|short [i:        nw o16 7b rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(7b) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNP, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56070, 206, 1341},
    /*   1 : JNP imm32|short [i:        nw o32 7b rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(7b) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNP, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56182, 206, 1342},
    /*   2 : JNP imm64|short [i:        nw o64 7b rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(7b) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNP, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56294, 207, 1343},
    /*   3 : JNP imm16|near [i:        jcc8 nw o16 7b rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 320 001(7b) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNP, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56069, 208, 1344},
    /*   4 : JNP imm32|near [i:        jcc8 nw o32 7b rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 321 001(7b) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNP, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56181, 208, 1345},
    /*   5 : JNP imm64|near [i:        jcc8 nw o64 7b rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 370 327 324 001(7b) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNP, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56293, 209, 1346},
    /*   6 : JNP imm32|near [i:        jcc8 nw o64 7b rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(7b) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNP, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56293, 210, 1347},
    /*   7 : JNP imm16|near [i:        nw o16 0f 8b rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 320 355 001(8b) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNP, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56405, 211, 1348},
    /*   8 : JNP imm32|near [i:        nw o32 0f 8b rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 321 355 001(8b) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNP, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56517, 211, 1349},
    /*   9 : JNP imm64|near [i:        nw o64 0f 8b rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 327 324 355 001(8b) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNP, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56629, 207, 1350},
    /*  10 : JNP imm32|near [i:        nw o64 0f 8b rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(8b) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNP, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56629, 212, 1351},
    /*  11 : JNP imm [i:        7a jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(7a) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JNP, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56741, 213, 1354},
};

static const struct itemplate instrux_JNS[12] = {
    /*   0 : JNS imm16|short [i:        nw o16 79 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(79) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNS, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56077, 206, 1341},
    /*   1 : JNS imm32|short [i:        nw o32 79 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(79) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNS, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56189, 206, 1342},
    /*   2 : JNS imm64|short [i:        nw o64 79 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(79) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNS, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56301, 207, 1343},
    /*   3 : JNS imm16|near [i:        jcc8 nw o16 79 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 320 001(79) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNS, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56076, 208, 1344},
    /*   4 : JNS imm32|near [i:        jcc8 nw o32 79 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 321 001(79) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNS, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56188, 208, 1345},
    /*   5 : JNS imm64|near [i:        jcc8 nw o64 79 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(79) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNS, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56300, 209, 1346},
    /*   6 : JNS imm32|near [i:        jcc8 nw o64 79 rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(79) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNS, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56300, 210, 1347},
    /*   7 : JNS imm16|near [i:        nw o16 0f 89 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 320 355 001(89) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNS, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56412, 211, 1348},
    /*   8 : JNS imm32|near [i:        nw o32 0f 89 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 355 001(89) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNS, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56524, 211, 1349},
    /*   9 : JNS imm64|near [i:        nw o64 0f 89 rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(89) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNS, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56636, 207, 1350},
    /*  10 : JNS imm32|near [i:        nw o64 0f 89 rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(89) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNS, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56636, 212, 1351},
    /*  11 : JNS imm [i:        78 jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(78) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JNS, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56748, 213, 1354},
};

static const struct itemplate instrux_JNZ[12] = {
    /*   0 : JNZ imm16|short [i:        nw o16 75 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(75) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNZ, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56056, 206, 1341},
    /*   1 : JNZ imm32|short [i:        nw o32 75 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(75) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNZ, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56168, 206, 1342},
    /*   2 : JNZ imm64|short [i:        nw o64 75 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(75) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNZ, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56280, 207, 1343},
    /*   3 : JNZ imm16|near [i:        jcc8 nw o16 75 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 320 001(75) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNZ, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56055, 208, 1344},
    /*   4 : JNZ imm32|near [i:        jcc8 nw o32 75 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 321 001(75) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JNZ, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56167, 208, 1345},
    /*   5 : JNZ imm64|near [i:        jcc8 nw o64 75 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(75) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNZ, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56279, 209, 1346},
    /*   6 : JNZ imm32|near [i:        jcc8 nw o64 75 rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(75) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNZ, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56279, 210, 1347},
    /*   7 : JNZ imm16|near [i:        nw o16 0f 85 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 320 355 001(85) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNZ, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56391, 211, 1348},
    /*   8 : JNZ imm32|near [i:        nw o32 0f 85 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 355 001(85) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JNZ, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56503, 211, 1349},
    /*   9 : JNZ imm64|near [i:        nw o64 0f 85 rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(85) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNZ, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56615, 207, 1350},
    /*  10 : JNZ imm32|near [i:        nw o64 0f 85 rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(85) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JNZ, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56615, 212, 1351},
    /*  11 : JNZ imm [i:        74 jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(74) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JNZ, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56727, 213, 1354},
};

static const struct itemplate instrux_JO[12] = {
    /*   0 : JO imm16|short [i:        nw o16 70 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(70) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JO, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56084, 206, 1341},
    /*   1 : JO imm32|short [i:        nw o32 70 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(70) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JO, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56196, 206, 1342},
    /*   2 : JO imm64|short [i:        nw o64 70 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(70) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JO, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56308, 207, 1343},
    /*   3 : JO imm16|near [i:        jcc8 nw o16 70 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 320 001(70) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JO, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56083, 208, 1344},
    /*   4 : JO imm32|near [i:        jcc8 nw o32 70 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 321 001(70) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JO, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56195, 208, 1345},
    /*   5 : JO imm64|near [i:        jcc8 nw o64 70 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(70) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JO, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56307, 209, 1346},
    /*   6 : JO imm32|near [i:        jcc8 nw o64 70 rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(70) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JO, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56307, 210, 1347},
    /*   7 : JO imm16|near [i:        nw o16 0f 80 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 320 355 001(80) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JO, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56419, 211, 1348},
    /*   8 : JO imm32|near [i:        nw o32 0f 80 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 355 001(80) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JO, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56531, 211, 1349},
    /*   9 : JO imm64|near [i:        nw o64 0f 80 rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(80) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JO, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56643, 207, 1350},
    /*  10 : JO imm32|near [i:        nw o64 0f 80 rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(80) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JO, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56643, 212, 1351},
    /*  11 : JO imm [i:        71 jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(71) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JO, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56755, 213, 1354},
};

static const struct itemplate instrux_JP[12] = {
    /*   0 : JP imm16|short [i:        nw o16 7a rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(7a) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JP, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56091, 206, 1341},
    /*   1 : JP imm32|short [i:        nw o32 7a rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(7a) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JP, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56203, 206, 1342},
    /*   2 : JP imm64|short [i:        nw o64 7a rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(7a) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JP, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56315, 207, 1343},
    /*   3 : JP imm16|near [i:        jcc8 nw o16 7a rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 320 001(7a) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JP, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56090, 208, 1344},
    /*   4 : JP imm32|near [i:        jcc8 nw o32 7a rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086,ND */
        /* 370 327 321 001(7a) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JP, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56202, 208, 1345},
    /*   5 : JP imm64|near [i:        jcc8 nw o64 7a rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 370 327 324 001(7a) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JP, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56314, 209, 1346},
    /*   6 : JP imm32|near [i:        jcc8 nw o64 7a rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(7a) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JP, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56314, 210, 1347},
    /*   7 : JP imm16|near [i:        nw o16 0f 8a rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 320 355 001(8a) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JP, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56426, 211, 1348},
    /*   8 : JP imm32|near [i:        nw o32 0f 8a rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386,ND */
        /* 327 321 355 001(8a) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JP, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56538, 211, 1349},
    /*   9 : JP imm64|near [i:        nw o64 0f 8a rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64,ND */
        /* 327 324 355 001(8a) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JP, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56650, 207, 1350},
    /*  10 : JP imm32|near [i:        nw o64 0f 8a rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(8a) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JP, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56650, 212, 1351},
    /*  11 : JP imm [i:        7b jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(7b) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JP, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56762, 213, 1354},
};

static const struct itemplate instrux_JPE[12] = {
    /*   0 : JPE imm16|short [i:        nw o16 7a rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(7a) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JPE, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56091, 206, 1341},
    /*   1 : JPE imm32|short [i:        nw o32 7a rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(7a) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JPE, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56203, 206, 1342},
    /*   2 : JPE imm64|short [i:        nw o64 7a rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(7a) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JPE, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56315, 207, 1343},
    /*   3 : JPE imm16|near [i:        jcc8 nw o16 7a rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 320 001(7a) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JPE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56090, 208, 1344},
    /*   4 : JPE imm32|near [i:        jcc8 nw o32 7a rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 321 001(7a) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JPE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56202, 208, 1345},
    /*   5 : JPE imm64|near [i:        jcc8 nw o64 7a rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(7a) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JPE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56314, 209, 1346},
    /*   6 : JPE imm32|near [i:        jcc8 nw o64 7a rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(7a) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JPE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56314, 210, 1347},
    /*   7 : JPE imm16|near [i:        nw o16 0f 8a rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 320 355 001(8a) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JPE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56426, 211, 1348},
    /*   8 : JPE imm32|near [i:        nw o32 0f 8a rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 355 001(8a) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JPE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56538, 211, 1349},
    /*   9 : JPE imm64|near [i:        nw o64 0f 8a rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(8a) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JPE, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56650, 207, 1350},
    /*  10 : JPE imm32|near [i:        nw o64 0f 8a rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(8a) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JPE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56650, 212, 1351},
    /*  11 : JPE imm [i:        7b jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(7b) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JPE, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56762, 213, 1354},
};

static const struct itemplate instrux_JPO[12] = {
    /*   0 : JPO imm16|short [i:        nw o16 7b rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(7b) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JPO, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56070, 206, 1341},
    /*   1 : JPO imm32|short [i:        nw o32 7b rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(7b) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JPO, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56182, 206, 1342},
    /*   2 : JPO imm64|short [i:        nw o64 7b rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(7b) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JPO, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56294, 207, 1343},
    /*   3 : JPO imm16|near [i:        jcc8 nw o16 7b rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 320 001(7b) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JPO, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56069, 208, 1344},
    /*   4 : JPO imm32|near [i:        jcc8 nw o32 7b rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 321 001(7b) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JPO, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56181, 208, 1345},
    /*   5 : JPO imm64|near [i:        jcc8 nw o64 7b rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(7b) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JPO, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56293, 209, 1346},
    /*   6 : JPO imm32|near [i:        jcc8 nw o64 7b rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(7b) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JPO, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56293, 210, 1347},
    /*   7 : JPO imm16|near [i:        nw o16 0f 8b rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 320 355 001(8b) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JPO, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56405, 211, 1348},
    /*   8 : JPO imm32|near [i:        nw o32 0f 8b rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 355 001(8b) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JPO, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56517, 211, 1349},
    /*   9 : JPO imm64|near [i:        nw o64 0f 8b rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(8b) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JPO, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56629, 207, 1350},
    /*  10 : JPO imm32|near [i:        nw o64 0f 8b rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(8b) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JPO, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56629, 212, 1351},
    /*  11 : JPO imm [i:        7a jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(7a) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JPO, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56741, 213, 1354},
};

static const struct itemplate instrux_JS[12] = {
    /*   0 : JS imm16|short [i:        nw o16 78 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(78) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JS, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56098, 206, 1341},
    /*   1 : JS imm32|short [i:        nw o32 78 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(78) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JS, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56210, 206, 1342},
    /*   2 : JS imm64|short [i:        nw o64 78 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(78) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JS, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56322, 207, 1343},
    /*   3 : JS imm16|near [i:        jcc8 nw o16 78 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 320 001(78) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JS, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56097, 208, 1344},
    /*   4 : JS imm32|near [i:        jcc8 nw o32 78 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 321 001(78) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JS, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56209, 208, 1345},
    /*   5 : JS imm64|near [i:        jcc8 nw o64 78 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(78) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JS, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56321, 209, 1346},
    /*   6 : JS imm32|near [i:        jcc8 nw o64 78 rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(78) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JS, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56321, 210, 1347},
    /*   7 : JS imm16|near [i:        nw o16 0f 88 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 320 355 001(88) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JS, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56433, 211, 1348},
    /*   8 : JS imm32|near [i:        nw o32 0f 88 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 355 001(88) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JS, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56545, 211, 1349},
    /*   9 : JS imm64|near [i:        nw o64 0f 88 rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(88) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JS, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56657, 207, 1350},
    /*  10 : JS imm32|near [i:        nw o64 0f 88 rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(88) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JS, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56657, 212, 1351},
    /*  11 : JS imm [i:        79 jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(79) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JS, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56769, 213, 1354},
};

static const struct itemplate instrux_JZ[12] = {
    /*   0 : JZ imm16|short [i:        nw o16 74 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(74) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JZ, 1, {IMM_NORMAL|BITS16|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56021, 206, 1341},
    /*   1 : JZ imm32|short [i:        nw o32 74 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(74) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JZ, 1, {IMM_NORMAL|BITS32|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56133, 206, 1342},
    /*   2 : JZ imm64|short [i:        nw o64 74 rel8                  ] ND,AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(74) 050 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JZ, 1, {IMM_NORMAL|BITS64|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56245, 207, 1343},
    /*   3 : JZ imm16|near [i:        jcc8 nw o16 74 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 320 001(74) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JZ, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56020, 208, 1344},
    /*   4 : JZ imm32|near [i:        jcc8 nw o32 74 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 370 327 321 001(74) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_JZ, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56132, 208, 1345},
    /*   5 : JZ imm64|near [i:        jcc8 nw o64 74 rel8             ] AR0,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(74) 050 : AR0,NWSIZE,OSIZE,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JZ, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56244, 209, 1346},
    /*   6 : JZ imm32|near [i:        jcc8 nw o64 74 rel8             ] ND,AR0,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 370 327 324 001(74) 050 : AR0,NWSIZE,SX,JMP_RELAX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JZ, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56244, 210, 1347},
    /*   7 : JZ imm16|near [i:        nw o16 0f 84 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 320 355 001(84) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JZ, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56356, 211, 1348},
    /*   8 : JZ imm32|near [i:        nw o32 0f 84 rel                ] AR0,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 355 001(84) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOREX,NOAPX,NOLONG,BND,386 */
        {I_JZ, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56468, 211, 1349},
    /*   9 : JZ imm64|near [i:        nw o64 0f 84 rel                ] AR0,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(84) 064 : AR0,NWSIZE,OSIZE,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JZ, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56580, 207, 1350},
    /*  10 : JZ imm32|near [i:        nw o64 0f 84 rel                ] ND,AR0,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 355 001(84) 064 : AR0,NWSIZE,SX,JCC_HINT,NOAPX,LONG,BND,PROT,X86_64 */
        {I_JZ, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56580, 212, 1351},
    /*  11 : JZ imm [i:        75 jlen e9 rel                  ] ND,AR0,OSIZE,NOAPX,8086 */
        /* 001(75) 373 001(e9) 064 : AR0,OSIZE,NOAPX,8086 */
        {I_JZ, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56692, 213, 1354},
};

static const struct itemplate instrux_JCXZ[8] = {
    /*   0 : JCXZ imm16|near|short [i:        a16 nw o16 e3 rel8                ] AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 320 001(e3) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_JCXZ, 1, {IMM_NORMAL|BITS16|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56776, 189, 1358},
    /*   1 : JCXZ imm32|near|short [i:        a16 nw o32 e3 rel8                ] AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 321 001(e3) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_JCXZ, 1, {IMM_NORMAL|BITS32|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56790, 189, 1360},
    /*   2 : JCXZ imm16|near|short,reg_cx [i:        a16 nw o16 e3 rel8                ] ND,AR0-1,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 320 001(e3) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_JCXZ, 2, {IMM_NORMAL|BITS16|NEAR|SHORT,REG_CX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56776, 215, 1364},
    /*   3 : JCXZ imm16|near|short,reg_ecx [i:        a32 nw o16 e3 rel8                ] ND,AR0-1,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 320 001(e3) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_JCXZ, 2, {IMM_NORMAL|BITS16|NEAR|SHORT,REG_ECX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56783, 216, 1365},
    /*   4 : JCXZ imm32|near|short,reg_cx [i:        a16 nw o32 e3 rel8                ] ND,AR0-1,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 321 001(e3) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_JCXZ, 2, {IMM_NORMAL|BITS32|NEAR|SHORT,REG_CX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56790, 215, 1366},
    /*   5 : JCXZ imm32|near|short,reg_ecx [i:        a32 nw o32 e3 rel8                ] ND,AR0-1,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 321 001(e3) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_JCXZ, 2, {IMM_NORMAL|BITS32|NEAR|SHORT,REG_ECX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56797, 216, 1367},
    /*   6 : JCXZ imm64|near|short,reg_ecx [i:        a32 nw o64 e3 rel8                ] ND,AR0-1,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 311 327 324 001(e3) 050 : AR0,AR1,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_JCXZ, 2, {IMM_NORMAL|BITS64|NEAR|SHORT,REG_ECX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56804, 217, 1368},
    /*   7 : JCXZ imm64|near|short,reg_rcx [i:        a64 nw o64 e3 rel8                ] ND,AR0-1,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 313 327 324 001(e3) 050 : AR0,AR1,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_JCXZ, 2, {IMM_NORMAL|BITS64|NEAR|SHORT,REG_RCX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56811, 217, 1369},
};

static const struct itemplate instrux_JECXZ[3] = {
    /*   0 : JECXZ imm16|near|short [i:        a32 nw o16 e3 rel8                ] AR0,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 320 001(e3) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_JECXZ, 1, {IMM_NORMAL|BITS16|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56783, 214, 1359},
    /*   1 : JECXZ imm32|near|short [i:        a32 nw o32 e3 rel8                ] AR0,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 321 001(e3) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_JECXZ, 1, {IMM_NORMAL|BITS32|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56797, 214, 1361},
    /*   2 : JECXZ imm64|near|short [i:        a32 nw o64 e3 rel8                ] AR0,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 311 327 324 001(e3) 050 : AR0,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_JECXZ, 1, {IMM_NORMAL|BITS64|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56804, 190, 1362},
};

static const struct itemplate instrux_JRCXZ[1] = {
    /*   0 : JRCXZ imm64|near|short [i:        a64 nw o64 e3 rel8                ] AR0,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 313 327 324 001(e3) 050 : AR0,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_JRCXZ, 1, {IMM_NORMAL|BITS64|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56811, 190, 1363},
};

static const struct itemplate instrux_LOOP[9] = {
    /*   0 : LOOP imm16|near|short [i:        asm nw o16 e2 rel8                ] AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 312 327 320 001(e2) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOP, 1, {IMM_NORMAL|BITS16|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56818, 189, 1371},
    /*   1 : LOOP imm32|near|short [i:        asm nw o32 e2 rel8                ] AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 312 327 321 001(e2) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOP, 1, {IMM_NORMAL|BITS32|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56839, 189, 1374},
    /*   2 : LOOP imm64|near|short [i:        asm nw o64 e2 rel8                ] AR0,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 312 327 324 001(e2) 050 : AR0,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOP, 1, {IMM_NORMAL|BITS64|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56860, 190, 1377},
    /*   3 : LOOP imm16|near|short,reg_cx [i-:       a16 nw o16 e2 rel8                ] AR0-1,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 320 001(e2) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOP, 2, {IMM_NORMAL|BITS16|NEAR|SHORT,REG_CX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56825, 215, 1416},
    /*   4 : LOOP imm16|near|short,reg_ecx [i-:       a32 nw o16 e2 rel8                ] AR0-1,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 320 001(e2) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_LOOP, 2, {IMM_NORMAL|BITS16|NEAR|SHORT,REG_ECX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56832, 216, 1417},
    /*   5 : LOOP imm32|near|short,reg_cx [i-:       a16 nw o32 e2 rel8                ] AR0-1,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 321 001(e2) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOP, 2, {IMM_NORMAL|BITS32|NEAR|SHORT,REG_CX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56846, 215, 1418},
    /*   6 : LOOP imm32|near|short,reg_ecx [i-:       a32 nw o32 e2 rel8                ] AR0-1,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 321 001(e2) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_LOOP, 2, {IMM_NORMAL|BITS32|NEAR|SHORT,REG_ECX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56853, 216, 1419},
    /*   7 : LOOP imm64|near|short,reg_ecx [i-:       a32 nw o64 e2 rel8                ] AR0-1,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 311 327 324 001(e2) 050 : AR0,AR1,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOP, 2, {IMM_NORMAL|BITS64|NEAR|SHORT,REG_ECX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56867, 217, 1420},
    /*   8 : LOOP imm64|near|short,reg_rcx [i-:       a64 nw o64 e2 rel8                ] AR0-1,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 313 327 324 001(e2) 050 : AR0,AR1,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOP, 2, {IMM_NORMAL|BITS64|NEAR|SHORT,REG_RCX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56874, 217, 1421},
};

static const struct itemplate instrux_LOOPW[2] = {
    /*   0 : LOOPW imm16|near|short [i:        a16 nw o16 e2 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 320 001(e2) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPW, 1, {IMM_NORMAL|BITS16|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56825, 189, 1372},
    /*   1 : LOOPW imm32|near|short [i:        a16 nw o32 e2 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 321 001(e2) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPW, 1, {IMM_NORMAL|BITS32|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56846, 189, 1375},
};

static const struct itemplate instrux_LOOPD[3] = {
    /*   0 : LOOPD imm16|near|short [i:        a32 nw o16 e2 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 320 001(e2) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_LOOPD, 1, {IMM_NORMAL|BITS16|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56832, 214, 1373},
    /*   1 : LOOPD imm32|near|short [i:        a32 nw o32 e2 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 321 001(e2) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_LOOPD, 1, {IMM_NORMAL|BITS32|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56853, 214, 1376},
    /*   2 : LOOPD imm64|near|short [i:        a32 nw o64 e2 rel8                ] ND,AR0,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 311 327 324 001(e2) 050 : AR0,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPD, 1, {IMM_NORMAL|BITS64|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56867, 190, 1378},
};

static const struct itemplate instrux_LOOPQ[1] = {
    /*   0 : LOOPQ imm64|near|short [i:        a64 nw o64 e2 rel8                ] ND,AR0,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 313 327 324 001(e2) 050 : AR0,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPQ, 1, {IMM_NORMAL|BITS64|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56874, 190, 1379},
};

static const struct itemplate instrux_LOOPE[9] = {
    /*   0 : LOOPE imm16|near|short [i:        asm nw o16 e1 rel8                ] AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 312 327 320 001(e1) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPE, 1, {IMM_NORMAL|BITS16|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56881, 189, 1380},
    /*   1 : LOOPE imm32|near|short [i:        asm nw o32 e1 rel8                ] AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 312 327 321 001(e1) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPE, 1, {IMM_NORMAL|BITS32|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56902, 189, 1383},
    /*   2 : LOOPE imm64|near|short [i:        asm nw o64 e1 rel8                ] AR0,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 312 327 324 001(e1) 050 : AR0,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPE, 1, {IMM_NORMAL|BITS64|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56923, 190, 1386},
    /*   3 : LOOPE imm16|near|short,reg_cx [i-:       a16 nw o16 e1 rel8                ] AR0-1,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 320 001(e1) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPE, 2, {IMM_NORMAL|BITS16|NEAR|SHORT,REG_CX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56888, 215, 1422},
    /*   4 : LOOPE imm16|near|short,reg_ecx [i-:       a32 nw o16 e1 rel8                ] AR0-1,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 320 001(e1) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_LOOPE, 2, {IMM_NORMAL|BITS16|NEAR|SHORT,REG_ECX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56895, 216, 1423},
    /*   5 : LOOPE imm32|near|short,reg_cx [i-:       a16 nw o32 e1 rel8                ] AR0-1,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 321 001(e1) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPE, 2, {IMM_NORMAL|BITS32|NEAR|SHORT,REG_CX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56909, 215, 1424},
    /*   6 : LOOPE imm32|near|short,reg_ecx [i-:       a32 nw o32 e1 rel8                ] AR0-1,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 321 001(e1) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_LOOPE, 2, {IMM_NORMAL|BITS32|NEAR|SHORT,REG_ECX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56916, 216, 1425},
    /*   7 : LOOPE imm64|near|short,reg_ecx [i-:       a32 nw o64 e1 rel8                ] AR0-1,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 311 327 324 001(e1) 050 : AR0,AR1,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPE, 2, {IMM_NORMAL|BITS64|NEAR|SHORT,REG_ECX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56930, 217, 1426},
    /*   8 : LOOPE imm64|near|short,reg_rcx [i-:       a64 nw o64 e1 rel8                ] AR0-1,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 313 327 324 001(e1) 050 : AR0,AR1,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPE, 2, {IMM_NORMAL|BITS64|NEAR|SHORT,REG_RCX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56937, 217, 1427},
};

static const struct itemplate instrux_LOOPEW[2] = {
    /*   0 : LOOPEW imm16|near|short [i:        a16 nw o16 e1 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 320 001(e1) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPEW, 1, {IMM_NORMAL|BITS16|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56888, 189, 1381},
    /*   1 : LOOPEW imm32|near|short [i:        a16 nw o32 e1 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 321 001(e1) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPEW, 1, {IMM_NORMAL|BITS32|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56909, 189, 1384},
};

static const struct itemplate instrux_LOOPED[3] = {
    /*   0 : LOOPED imm16|near|short [i:        a32 nw o16 e1 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 320 001(e1) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_LOOPED, 1, {IMM_NORMAL|BITS16|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56895, 214, 1382},
    /*   1 : LOOPED imm32|near|short [i:        a32 nw o32 e1 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 321 001(e1) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_LOOPED, 1, {IMM_NORMAL|BITS32|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56916, 214, 1385},
    /*   2 : LOOPED imm64|near|short [i:        a32 nw o64 e1 rel8                ] ND,AR0,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 311 327 324 001(e1) 050 : AR0,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPED, 1, {IMM_NORMAL|BITS64|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56930, 190, 1387},
};

static const struct itemplate instrux_LOOPEQ[1] = {
    /*   0 : LOOPEQ imm64|near|short [i:        a64 nw o64 e1 rel8                ] ND,AR0,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 313 327 324 001(e1) 050 : AR0,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPEQ, 1, {IMM_NORMAL|BITS64|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56937, 190, 1388},
};

static const struct itemplate instrux_LOOPNE[9] = {
    /*   0 : LOOPNE imm16|near|short [i:        asm nw o16 e0 rel8                ] AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 312 327 320 001(e0) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPNE, 1, {IMM_NORMAL|BITS16|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56944, 189, 1389},
    /*   1 : LOOPNE imm32|near|short [i:        asm nw o32 e0 rel8                ] AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 312 327 321 001(e0) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPNE, 1, {IMM_NORMAL|BITS32|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56965, 189, 1392},
    /*   2 : LOOPNE imm64|near|short [i:        asm nw o64 e0 rel8                ] AR0,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 312 327 324 001(e0) 050 : AR0,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPNE, 1, {IMM_NORMAL|BITS64|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56986, 190, 1395},
    /*   3 : LOOPNE imm16|near|short,reg_cx [i-:       a16 nw o16 e0 rel8                ] AR0-1,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 320 001(e0) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPNE, 2, {IMM_NORMAL|BITS16|NEAR|SHORT,REG_CX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56951, 215, 1428},
    /*   4 : LOOPNE imm16|near|short,reg_ecx [i-:       a32 nw o16 e0 rel8                ] AR0-1,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 320 001(e0) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_LOOPNE, 2, {IMM_NORMAL|BITS16|NEAR|SHORT,REG_ECX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56958, 216, 1429},
    /*   5 : LOOPNE imm32|near|short,reg_cx [i-:       a16 nw o32 e0 rel8                ] AR0-1,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 321 001(e0) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPNE, 2, {IMM_NORMAL|BITS32|NEAR|SHORT,REG_CX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56972, 215, 1430},
    /*   6 : LOOPNE imm32|near|short,reg_ecx [i-:       a32 nw o32 e0 rel8                ] AR0-1,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 321 001(e0) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_LOOPNE, 2, {IMM_NORMAL|BITS32|NEAR|SHORT,REG_ECX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56979, 216, 1431},
    /*   7 : LOOPNE imm64|near|short,reg_ecx [i-:       a32 nw o64 e0 rel8                ] AR0-1,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 311 327 324 001(e0) 050 : AR0,AR1,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPNE, 2, {IMM_NORMAL|BITS64|NEAR|SHORT,REG_ECX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56993, 217, 1432},
    /*   8 : LOOPNE imm64|near|short,reg_rcx [i-:       a64 nw o64 e0 rel8                ] AR0-1,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 313 327 324 001(e0) 050 : AR0,AR1,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPNE, 2, {IMM_NORMAL|BITS64|NEAR|SHORT,REG_RCX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+57000, 217, 1433},
};

static const struct itemplate instrux_LOOPNEW[2] = {
    /*   0 : LOOPNEW imm16|near|short [i:        a16 nw o16 e0 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 320 001(e0) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPNEW, 1, {IMM_NORMAL|BITS16|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56951, 189, 1390},
    /*   1 : LOOPNEW imm32|near|short [i:        a16 nw o32 e0 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 321 001(e0) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPNEW, 1, {IMM_NORMAL|BITS32|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56972, 189, 1393},
};

static const struct itemplate instrux_LOOPNED[3] = {
    /*   0 : LOOPNED imm16|near|short [i:        a32 nw o16 e0 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 320 001(e0) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_LOOPNED, 1, {IMM_NORMAL|BITS16|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56958, 214, 1391},
    /*   1 : LOOPNED imm32|near|short [i:        a32 nw o32 e0 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 321 001(e0) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_LOOPNED, 1, {IMM_NORMAL|BITS32|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56979, 214, 1394},
    /*   2 : LOOPNED imm64|near|short [i:        a32 nw o64 e0 rel8                ] ND,AR0,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 311 327 324 001(e0) 050 : AR0,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPNED, 1, {IMM_NORMAL|BITS64|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56993, 190, 1396},
};

static const struct itemplate instrux_LOOPNEQ[1] = {
    /*   0 : LOOPNEQ imm64|near|short [i:        a64 nw o64 e0 rel8                ] ND,AR0,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 313 327 324 001(e0) 050 : AR0,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPNEQ, 1, {IMM_NORMAL|BITS64|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57000, 190, 1397},
};

static const struct itemplate instrux_LOOPZ[9] = {
    /*   0 : LOOPZ imm16|near|short [i:        asm nw o16 e1 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 312 327 320 001(e1) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPZ, 1, {IMM_NORMAL|BITS16|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56881, 189, 1398},
    /*   1 : LOOPZ imm32|near|short [i:        asm nw o32 e1 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 312 327 321 001(e1) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPZ, 1, {IMM_NORMAL|BITS32|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56902, 189, 1401},
    /*   2 : LOOPZ imm64|near|short [i:        asm nw o64 e1 rel8                ] ND,AR0,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 312 327 324 001(e1) 050 : AR0,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPZ, 1, {IMM_NORMAL|BITS64|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56923, 190, 1404},
    /*   3 : LOOPZ imm16|near|short,reg_cx [i-:       a16 nw o16 e1 rel8                ] AR0-1,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 320 001(e1) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPZ, 2, {IMM_NORMAL|BITS16|NEAR|SHORT,REG_CX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56888, 215, 1434},
    /*   4 : LOOPZ imm16|near|short,reg_ecx [i-:       a32 nw o16 e1 rel8                ] AR0-1,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 320 001(e1) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_LOOPZ, 2, {IMM_NORMAL|BITS16|NEAR|SHORT,REG_ECX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56895, 216, 1435},
    /*   5 : LOOPZ imm32|near|short,reg_cx [i-:       a16 nw o32 e1 rel8                ] AR0-1,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 321 001(e1) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPZ, 2, {IMM_NORMAL|BITS32|NEAR|SHORT,REG_CX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56909, 215, 1436},
    /*   6 : LOOPZ imm32|near|short,reg_ecx [i-:       a32 nw o32 e1 rel8                ] AR0-1,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 321 001(e1) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_LOOPZ, 2, {IMM_NORMAL|BITS32|NEAR|SHORT,REG_ECX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56916, 216, 1437},
    /*   7 : LOOPZ imm64|near|short,reg_ecx [i-:       a32 nw o64 e1 rel8                ] AR0-1,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 311 327 324 001(e1) 050 : AR0,AR1,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPZ, 2, {IMM_NORMAL|BITS64|NEAR|SHORT,REG_ECX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56930, 217, 1438},
    /*   8 : LOOPZ imm64|near|short,reg_rcx [i-:       a64 nw o64 e1 rel8                ] AR0-1,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 313 327 324 001(e1) 050 : AR0,AR1,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPZ, 2, {IMM_NORMAL|BITS64|NEAR|SHORT,REG_RCX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56937, 217, 1439},
};

static const struct itemplate instrux_LOOPZW[2] = {
    /*   0 : LOOPZW imm16|near|short [i:        a16 nw o16 e1 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 320 001(e1) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPZW, 1, {IMM_NORMAL|BITS16|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56888, 189, 1399},
    /*   1 : LOOPZW imm32|near|short [i:        a16 nw o32 e1 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 321 001(e1) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPZW, 1, {IMM_NORMAL|BITS32|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56909, 189, 1402},
};

static const struct itemplate instrux_LOOPZD[3] = {
    /*   0 : LOOPZD imm16|near|short [i:        a32 nw o16 e1 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 320 001(e1) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_LOOPZD, 1, {IMM_NORMAL|BITS16|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56895, 214, 1400},
    /*   1 : LOOPZD imm32|near|short [i:        a32 nw o32 e1 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 321 001(e1) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_LOOPZD, 1, {IMM_NORMAL|BITS32|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56916, 214, 1403},
    /*   2 : LOOPZD imm64|near|short [i:        a32 nw o64 e1 rel8                ] ND,AR0,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 311 327 324 001(e1) 050 : AR0,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPZD, 1, {IMM_NORMAL|BITS64|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56930, 190, 1405},
};

static const struct itemplate instrux_LOOPZQ[1] = {
    /*   0 : LOOPZQ imm64|near|short [i:        a64 nw o64 e1 rel8                ] ND,AR0,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 313 327 324 001(e1) 050 : AR0,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPZQ, 1, {IMM_NORMAL|BITS64|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56937, 190, 1406},
};

static const struct itemplate instrux_LOOPNZ[9] = {
    /*   0 : LOOPNZ imm16|near|short [i:        asm nw o16 e0 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 312 327 320 001(e0) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPNZ, 1, {IMM_NORMAL|BITS16|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56944, 189, 1407},
    /*   1 : LOOPNZ imm32|near|short [i:        asm nw o32 e0 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 312 327 321 001(e0) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPNZ, 1, {IMM_NORMAL|BITS32|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56965, 189, 1410},
    /*   2 : LOOPNZ imm64|near|short [i:        asm nw o64 e0 rel8                ] ND,AR0,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 312 327 324 001(e0) 050 : AR0,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPNZ, 1, {IMM_NORMAL|BITS64|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56986, 190, 1413},
    /*   3 : LOOPNZ imm16|near|short,reg_cx [i-:       a16 nw o16 e0 rel8                ] AR0-1,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 320 001(e0) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPNZ, 2, {IMM_NORMAL|BITS16|NEAR|SHORT,REG_CX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56951, 215, 1440},
    /*   4 : LOOPNZ imm16|near|short,reg_ecx [i-:       a32 nw o16 e0 rel8                ] AR0-1,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 320 001(e0) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_LOOPNZ, 2, {IMM_NORMAL|BITS16|NEAR|SHORT,REG_ECX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56958, 216, 1441},
    /*   5 : LOOPNZ imm32|near|short,reg_cx [i-:       a16 nw o32 e0 rel8                ] AR0-1,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 321 001(e0) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPNZ, 2, {IMM_NORMAL|BITS32|NEAR|SHORT,REG_CX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56972, 215, 1442},
    /*   6 : LOOPNZ imm32|near|short,reg_ecx [i-:       a32 nw o32 e0 rel8                ] AR0-1,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 321 001(e0) 050 : AR0,AR1,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_LOOPNZ, 2, {IMM_NORMAL|BITS32|NEAR|SHORT,REG_ECX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56979, 216, 1443},
    /*   7 : LOOPNZ imm64|near|short,reg_ecx [i-:       a32 nw o64 e0 rel8                ] AR0-1,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 311 327 324 001(e0) 050 : AR0,AR1,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPNZ, 2, {IMM_NORMAL|BITS64|NEAR|SHORT,REG_ECX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+56993, 217, 1444},
    /*   8 : LOOPNZ imm64|near|short,reg_rcx [i-:       a64 nw o64 e0 rel8                ] AR0-1,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 313 327 324 001(e0) 050 : AR0,AR1,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPNZ, 2, {IMM_NORMAL|BITS64|NEAR|SHORT,REG_RCX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+57000, 217, 1445},
};

static const struct itemplate instrux_LOOPNZW[2] = {
    /*   0 : LOOPNZW imm16|near|short [i:        a16 nw o16 e0 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 320 001(e0) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPNZW, 1, {IMM_NORMAL|BITS16|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56951, 189, 1408},
    /*   1 : LOOPNZW imm32|near|short [i:        a16 nw o32 e0 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 310 327 321 001(e0) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_LOOPNZW, 1, {IMM_NORMAL|BITS32|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56972, 189, 1411},
};

static const struct itemplate instrux_LOOPNZD[3] = {
    /*   0 : LOOPNZD imm16|near|short [i:        a32 nw o16 e0 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 320 001(e0) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_LOOPNZD, 1, {IMM_NORMAL|BITS16|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56958, 214, 1409},
    /*   1 : LOOPNZD imm32|near|short [i:        a32 nw o32 e0 rel8                ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 311 327 321 001(e0) 050 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_LOOPNZD, 1, {IMM_NORMAL|BITS32|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56979, 214, 1412},
    /*   2 : LOOPNZD imm64|near|short [i:        a32 nw o64 e0 rel8                ] ND,AR0,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 311 327 324 001(e0) 050 : AR0,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPNZD, 1, {IMM_NORMAL|BITS64|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+56993, 190, 1414},
};

static const struct itemplate instrux_LOOPNZQ[1] = {
    /*   0 : LOOPNZQ imm64|near|short [i:        a64 nw o64 e0 rel8                ] ND,AR0,OSIZE,NOAPX,LONG,PROT,X86_64 */
        /* 313 327 324 001(e0) 050 : AR0,NWSIZE,OSIZE,NOAPX,LONG,PROT,X86_64 */
        {I_LOOPNZQ, 1, {IMM_NORMAL|BITS64|NEAR|SHORT,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57000, 190, 1415},
};

static const struct itemplate instrux_JMPE[9] = {
    /*   0 : JMPE imm16|near [i:        norep o16 0f b8 iw                ] AR0,OSIZE,IA64 */
        /* 331 320 355 001(b8) 030 : AR0,OSIZE,IA64 */
        {I_JMPE, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57007, 218, 1456},
    /*   1 : JMPE imm32|near [i:        norep o32 0f b8 id                ] AR0,OSIZE,IA64 */
        /* 331 321 355 001(b8) 040 : AR0,OSIZE,IA64 */
        {I_JMPE, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57014, 218, 1457},
    /*   2 : JMPE sdword64|near [i:        norep o64 0f b8 iq                ] AR0,OSIZE,LONG,IA64,X86_64 */
        /* 331 324 355 001(b8) 054 : AR0,OSIZE,LONG,PROT,X86_64 */
        {I_JMPE, 1, {SDWORD|BITS64|IMM_NORMAL|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57021, 219, 1458},
    /*   3 : JMPE rm16|near [m:        norep o16 0f 00 /6                ] AR0,OSIZE,IA64 */
        /* 331 320 355 001(00) 206 : AR0,OSIZE,IA64 */
        {I_JMPE, 1, {RM_GPR|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57028, 218, 1459},
    /*   4 : JMPE rm32|near [m:        norep o32 0f 00 /6                ] AR0,OSIZE,IA64 */
        /* 331 321 355 001(00) 206 : AR0,OSIZE,IA64 */
        {I_JMPE, 1, {RM_GPR|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57035, 218, 1460},
    /*   5 : JMPE rm64|near [m:        norep o64 0f 00 /6                ] AR0,OSIZE,LONG,PROT,X86_64 */
        /* 331 324 355 001(00) 206 : AR0,OSIZE,LONG,PROT,X86_64 */
        {I_JMPE, 1, {RM_GPR|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57042, 219, 1461},
    /*   6 : JMPE rm16 [m:        norep o16 0f 00 /6                ] AR0,OSIZE,IA64 */
        /* 331 320 355 001(00) 206 : AR0,OSIZE,IA64 */
        {I_JMPE, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57028, 218, 1462},
    /*   7 : JMPE rm32 [m:        norep o32 0f 00 /6                ] AR0,OSIZE,IA64 */
        /* 331 321 355 001(00) 206 : AR0,OSIZE,IA64 */
        {I_JMPE, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57035, 218, 1463},
    /*   8 : JMPE rm64 [m:        norep o64 0f 00 /6                ] AR0,OSIZE,LONG,PROT,X86_64 */
        /* 331 324 355 001(00) 206 : AR0,OSIZE,LONG,PROT,X86_64 */
        {I_JMPE, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57042, 219, 1464},
};

static const struct itemplate instrux_CALL[23] = {
    /*   0 : CALL imm16|near [i:        nw o16 e8 rel                     ] AR0,OSIZE,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(e8) 064 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_CALL, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67119, 194, 1467},
    /*   1 : CALL imm32|near [i:        nw o32 e8 rel                     ] AR0,OSIZE,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 321 001(e8) 064 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_CALL, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67125, 194, 1468},
    /*   2 : CALL imm64|near [i:        nw o64 e8 rel                     ] AR0,OSIZE,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(e8) 064 : AR0,NWSIZE,OSIZE,NOAPX,LONG,BND,PROT,X86_64 */
        {I_CALL, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67131, 220, 1469},
    /*   3 : CALL imm32|near [i:        nw o64 e8 rel                     ] ND,AR0,SX,NOAPX,LONG,BND,PROT,X86_64 */
        /* 327 324 001(e8) 064 : AR0,NWSIZE,SX,NOAPX,LONG,BND,PROT,X86_64 */
        {I_CALL, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67131, 221, 1470},
    /*   4 : CALL rm16|near [m:        nw o16 ff /2                      ] AR0,OSIZE,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(ff) 202 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_CALL, 1, {RM_GPR|BITS16|RN_L16|NEAR|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67137, 194, 1471},
    /*   5 : CALL rm32|near [m:        nw o32 ff /2                      ] AR0,OSIZE,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 001(ff) 202 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,BND,386 */
        {I_CALL, 1, {RM_GPR|BITS32|RN_L16|NEAR|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67143, 197, 1472},
    /*   6 : CALL rm64|near [m:        nw o64 ff /2                      ] LONG,BND,PROT,X86_64 */
        /* 327 324 001(ff) 202 : NWSIZE,LONG,BND,PROT,X86_64 */
        {I_CALL, 1, {RM_GPR|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67149, 222, 1473},
    /*   7 : CALL imm16|far [i:        o16 9a iwd seg                    ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 320 001(9a) 034 074 : AR0,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_CALL, 1, {IMM_NORMAL|BITS16|FAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67155, 198, 1475},
    /*   8 : CALL imm32|far [i:        o32 9a iwd seg                    ] ND,AR0,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 321 001(9a) 034 074 : AR0,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_CALL, 1, {IMM_NORMAL|BITS32|FAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67161, 199, 1476},
    /*   9 : CALL imm16:imm16 [ji:       o16 9a iw iw                      ] SM0,ND,SM1,AR0,SX,NOREX,NOAPX,NOLONG,8086 */
        /* 320 001(9a) 031 030 : SM0,SM1,AR0,SX,NOREX,NOAPX,NOLONG,8086 */
        {I_CALL, 2, {IMM_NORMAL|BITS16|COLON,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67167, 200, 1478},
    /*  10 : CALL imm32:imm32 [ji:       o32 9a id iw                      ] ND,SM0-1,AR0,SX,NOREX,NOAPX,NOLONG,386 */
        /* 321 001(9a) 041 030 : SM0,SM1,AR0,SX,NOREX,NOAPX,NOLONG,386 */
        {I_CALL, 2, {IMM_NORMAL|BITS32|COLON,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+67173, 201, 1479},
    /*  11 : CALL imm16:imm16|far [ji:       o16 9a iw iw                      ] ND,SM0-1,AR0,SX,NOREX,NOAPX,NOLONG,8086 */
        /* 320 001(9a) 031 030 : SM0,SM1,AR0,SX,NOREX,NOAPX,NOLONG,8086 */
        {I_CALL, 2, {IMM_NORMAL|BITS16|COLON,IMM_NORMAL|BITS16|FAR,0,0,0}, NO_DECORATOR, nasm_bytecodes+67167, 200, 1480},
    /*  12 : CALL imm32:imm32|far [ji:       o32 9a id iw                      ] SM0,ND,SM1,AR0,SX,NOREX,NOAPX,NOLONG,386 */
        /* 321 001(9a) 041 030 : SM0,SM1,AR0,SX,NOREX,NOAPX,NOLONG,386 */
        {I_CALL, 2, {IMM_NORMAL|BITS32|COLON,IMM_NORMAL|BITS32|FAR,0,0,0}, NO_DECORATOR, nasm_bytecodes+67173, 201, 1481},
    /*  13 : CALL imm16:imm16 [ji:       o16 9a iw iw                      ] AR1,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 320 001(9a) 031 030 : AR1,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_CALL, 2, {IMM_NORMAL|BITS16|COLON,IMM_NORMAL|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67167, 202, 1483},
    /*  14 : CALL imm16:imm32 [ji:       o32 9a id iw                      ] AR1,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 321 001(9a) 041 030 : AR1,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_CALL, 2, {IMM_NORMAL|BITS16|COLON,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+67173, 203, 1484},
    /*  15 : CALL imm16:imm16|far [ji:       o16 9a iw iw                      ] ND,AR1,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 320 001(9a) 031 030 : AR1,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_CALL, 2, {IMM_NORMAL|BITS16|COLON,IMM_NORMAL|BITS16|FAR,0,0,0}, NO_DECORATOR, nasm_bytecodes+67167, 202, 1485},
    /*  16 : CALL imm16:imm32|far [ji:       o32 9a id iw                      ] ND,AR1,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 321 001(9a) 041 030 : AR1,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_CALL, 2, {IMM_NORMAL|BITS16|COLON,IMM_NORMAL|BITS32|FAR,0,0,0}, NO_DECORATOR, nasm_bytecodes+67173, 203, 1486},
    /*  17 : CALL mem16|far [m:        o16 ff /3                         ] AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        /* 320 001(ff) 203 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,8086 */
        {I_CALL, 1, {MEMORY|BITS16|RN_L16|FAR|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71684, 189, 1489},
    /*  18 : CALL mem32|far [m:        o32 ff /3                         ] AR0,NWSIZE,OSIZE,386 */
        /* 321 001(ff) 203 : AR0,NWSIZE,OSIZE,386 */
        {I_CALL, 1, {MEMORY|BITS32|FAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71689, 204, 1490},
    /*  19 : CALL mem64|far [m:        o64 ff /3                         ] AR0,NWSIZE,OSIZE,LONG,386,X86_64 */
        /* 324 001(ff) 203 : AR0,NWSIZE,OSIZE,LONG,PROT,X86_64 */
        {I_CALL, 1, {MEMORY|BITS64|FAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71694, 205, 1491},
    /*  20 : CALL rm16 [m:        nw o16 ff /2                      ] AR0,OSIZE,NOREX,NOAPX,NOLONG,BND,8086 */
        /* 327 320 001(ff) 202 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,BND,8086 */
        {I_CALL, 1, {RM_GPR|BITS16|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67137, 194, 1494},
    /*  21 : CALL rm32 [m:        nw o32 ff /2                      ] AR0,OSIZE,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 001(ff) 202 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,BND,386 */
        {I_CALL, 1, {RM_GPR|BITS32|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67143, 197, 1495},
    /*  22 : CALL rm64 [m:        nw o64 ff /2                      ] LONG,BND,PROT,X86_64 */
        /* 327 324 001(ff) 202 : NWSIZE,LONG,BND,PROT,X86_64 */
        {I_CALL, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67149, 222, 1496},
};

static const struct itemplate instrux_RET[2] = {
    /*   0 : RET void [          nw odf c3                         ] BND,8086 */
        /* 327 322 001(c3) : NWSIZE,BND,8086 */
        {I_RET, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71699, 223, 1498},
    /*   1 : RET imm16 [i:        nw odf c2 iw                      ] BND,8086 */
        /* 327 322 001(c2) 030 : NWSIZE,BND,8086 */
        {I_RET, 1, {IMM_NORMAL|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67179, 223, 1502},
};

static const struct itemplate instrux_RETW[2] = {
    /*   0 : RETW void [          nw o16 c3                         ] BND,8086 */
        /* 327 320 001(c3) : NWSIZE,BND,8086 */
        {I_RETW, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71704, 223, 1499},
    /*   1 : RETW imm16 [i:        nw o16 c2 iw                      ] BND,8086 */
        /* 327 320 001(c2) 030 : NWSIZE,BND,8086 */
        {I_RETW, 1, {IMM_NORMAL|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67185, 223, 1503},
};

static const struct itemplate instrux_RETD[2] = {
    /*   0 : RETD void [          nw o32 c3                         ] NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 001(c3) : NWSIZE,NOREX,NOAPX,NOLONG,BND,386 */
        {I_RETD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71709, 224, 1500},
    /*   1 : RETD imm16 [i:        nw o32 c2 iw                      ] NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 001(c2) 030 : NWSIZE,NOREX,NOAPX,NOLONG,BND,386 */
        {I_RETD, 1, {IMM_NORMAL|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67191, 224, 1504},
};

static const struct itemplate instrux_RETQ[2] = {
    /*   0 : RETQ void [          nw o64 c3                         ] LONG,BND,386,X86_64 */
        /* 327 324 001(c3) : NWSIZE,LONG,BND,PROT,X86_64 */
        {I_RETQ, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71714, 222, 1501},
    /*   1 : RETQ imm16 [i:        nw o64 c2 iw                      ] LONG,BND,386,X86_64 */
        /* 327 324 001(c2) 030 : NWSIZE,LONG,BND,PROT,X86_64 */
        {I_RETQ, 1, {IMM_NORMAL|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67197, 222, 1505},
};

static const struct itemplate instrux_RETF[2] = {
    /*   0 : RETF void [          odf cb                            ] 8086 */
        /* 322 001(cb) : 8086 */
        {I_RETF, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72740, 23, 1506},
    /*   1 : RETF imm16 [i:        odf ca iw                         ] 8086 */
        /* 322 001(ca) 030 : 8086 */
        {I_RETF, 1, {IMM_NORMAL|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71719, 23, 1510},
};

static const struct itemplate instrux_RETFW[2] = {
    /*   0 : RETFW void [          o16 cb                            ] 8086 */
        /* 320 001(cb) : 8086 */
        {I_RETFW, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72744, 23, 1507},
    /*   1 : RETFW imm16 [i:        o16 ca iw                         ] 8086 */
        /* 320 001(ca) 030 : 8086 */
        {I_RETFW, 1, {IMM_NORMAL|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71724, 23, 1511},
};

static const struct itemplate instrux_RETFD[2] = {
    /*   0 : RETFD void [          o32 cb                            ] 386 */
        /* 321 001(cb) : 386 */
        {I_RETFD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72748, 3, 1508},
    /*   1 : RETFD imm16 [i:        o32 ca iw                         ] 386 */
        /* 321 001(ca) 030 : 386 */
        {I_RETFD, 1, {IMM_NORMAL|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71729, 3, 1512},
};

static const struct itemplate instrux_RETFQ[2] = {
    /*   0 : RETFQ void [          o64 cb                            ] LONG,386,X86_64 */
        /* 324 001(cb) : LONG,PROT,X86_64 */
        {I_RETFQ, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72752, 24, 1509},
    /*   1 : RETFQ imm16 [i:        o64 ca iw                         ] LONG,386,X86_64 */
        /* 324 001(ca) 030 : LONG,PROT,X86_64 */
        {I_RETFQ, 1, {IMM_NORMAL|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71734, 24, 1513},
};

static const struct itemplate instrux_RETN[2] = {
    /*   0 : RETN void [          nw odf c3                         ] ND,BND,8086 */
        /* 327 322 001(c3) : NWSIZE,BND,8086 */
        {I_RETN, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71699, 223, 1514},
    /*   1 : RETN imm16 [i:        nw odf c2 iw                      ] ND,BND,8086 */
        /* 327 322 001(c2) 030 : NWSIZE,BND,8086 */
        {I_RETN, 1, {IMM_NORMAL|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67179, 223, 1518},
};

static const struct itemplate instrux_RETNW[2] = {
    /*   0 : RETNW void [          nw o16 c3                         ] ND,BND,8086 */
        /* 327 320 001(c3) : NWSIZE,BND,8086 */
        {I_RETNW, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71704, 223, 1515},
    /*   1 : RETNW imm16 [i:        nw o16 c2 iw                      ] ND,BND,8086 */
        /* 327 320 001(c2) 030 : NWSIZE,BND,8086 */
        {I_RETNW, 1, {IMM_NORMAL|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67185, 223, 1519},
};

static const struct itemplate instrux_RETND[2] = {
    /*   0 : RETND void [          nw o32 c3                         ] ND,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 001(c3) : NWSIZE,NOREX,NOAPX,NOLONG,BND,386 */
        {I_RETND, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71709, 224, 1516},
    /*   1 : RETND imm16 [i:        nw o32 c2 iw                      ] ND,NOREX,NOAPX,NOLONG,BND,386 */
        /* 327 321 001(c2) 030 : NWSIZE,NOREX,NOAPX,NOLONG,BND,386 */
        {I_RETND, 1, {IMM_NORMAL|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67191, 224, 1520},
};

static const struct itemplate instrux_RETNQ[2] = {
    /*   0 : RETNQ void [          nw o64 c3                         ] ND,LONG,BND,386,X86_64 */
        /* 327 324 001(c3) : NWSIZE,LONG,BND,PROT,X86_64 */
        {I_RETNQ, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71714, 222, 1517},
    /*   1 : RETNQ imm16 [i:        nw o64 c2 iw                      ] ND,LONG,BND,386,X86_64 */
        /* 327 324 001(c2) 030 : NWSIZE,LONG,BND,PROT,X86_64 */
        {I_RETNQ, 1, {IMM_NORMAL|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67197, 222, 1521},
};

static const struct itemplate instrux_INT[1] = {
    /*   0 : INT imm8 [i:        cd ib,u                           ] 8086 */
        /* 001(cd) 024 : 8086 */
        {I_INT, 1, {IMM_NORMAL|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72756, 23, 1524},
};

static const struct itemplate instrux_INT1[1] = {
    /*   0 : INT1 void [          f1                                ] 386 */
        /* 001(f1) : 386 */
        {I_INT1, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73453, 3, 1525},
};

static const struct itemplate instrux_INT01[1] = {
    /*   0 : INT01 void [          f1                                ] ND,386 */
        /* 001(f1) : 386 */
        {I_INT01, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73453, 3, 1526},
};

static const struct itemplate instrux_ICEBP[1] = {
    /*   0 : ICEBP void [          f1                                ] ND,386 */
        /* 001(f1) : 386 */
        {I_ICEBP, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73453, 3, 1527},
};

static const struct itemplate instrux_INT3[1] = {
    /*   0 : INT3 void [          cc                                ] 8086 */
        /* 001(cc) : 8086 */
        {I_INT3, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73456, 23, 1528},
};

static const struct itemplate instrux_INT03[1] = {
    /*   0 : INT03 void [          cc                                ] ND,8086 */
        /* 001(cc) : 8086 */
        {I_INT03, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73456, 23, 1529},
};

static const struct itemplate instrux_BRKPT[1] = {
    /*   0 : BRKPT void [          cc                                ] ND,8086 */
        /* 001(cc) : 8086 */
        {I_BRKPT, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73456, 23, 1530},
};

static const struct itemplate instrux_INTO[1] = {
    /*   0 : INTO void [          ce                                ] NOREX,NOAPX,NOLONG,8086 */
        /* 001(ce) : NOREX,NOAPX,NOLONG,8086 */
        {I_INTO, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73459, 225, 1531},
};

static const struct itemplate instrux_SYSCALL[1] = {
    /*   0 : SYSCALL void [          0f 05                             ] P6,AMD */
        /* 355 001(05) : P6,AMD */
        {I_SYSCALL, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72760, 226, 1533},
};

static const struct itemplate instrux_SYSENTER[1] = {
    /*   0 : SYSENTER void [          0f 34                             ] NOAPX,P6 */
        /* 355 001(34) : NOAPX,P6 */
        {I_SYSENTER, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72764, 227, 1534},
};

static const struct itemplate instrux_SYSEXIT[1] = {
    /*   0 : SYSEXIT void [          0f 35                             ] NOAPX,PRIV,P6 */
        /* 355 001(35) : NOAPX,PRIV,P6 */
        {I_SYSEXIT, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72768, 228, 1536},
};

static const struct itemplate instrux_SYSRET[1] = {
    /*   0 : SYSRET void [          0f 07                             ] PRIV,P6,AMD */
        /* 355 001(07) : PRIV,P6,AMD */
        {I_SYSRET, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72772, 229, 1537},
};

static const struct itemplate instrux_IRET[1] = {
    /*   0 : IRET void [          odf cf                            ] FL,8086 */
        /* 322 001(cf) : FL,8086 */
        {I_IRET, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72776, 56, 1539},
};

static const struct itemplate instrux_IRETW[1] = {
    /*   0 : IRETW void [          o16 cf                            ] FL,8086 */
        /* 320 001(cf) : FL,8086 */
        {I_IRETW, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72780, 56, 1540},
};

static const struct itemplate instrux_IRETD[1] = {
    /*   0 : IRETD void [          o32 cf                            ] FL,386 */
        /* 321 001(cf) : FL,386 */
        {I_IRETD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72784, 57, 1541},
};

static const struct itemplate instrux_IRETQ[1] = {
    /*   0 : IRETQ void [          o64 cf                            ] LONG,FL,386,X86_64 */
        /* 324 001(cf) : LONG,FL,PROT,X86_64 */
        {I_IRETQ, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72788, 58, 1542},
};

static const struct itemplate instrux_ERETS[1] = {
    /*   0 : ERETS void [          f2 0f 01 ca                       ] LONG,PRIV,PROT,FRED,X86_64 */
        /* 332 355 002(01 ca) : LONG,PRIV,PROT,FRED,X86_64 */
        {I_ERETS, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67203, 230, 1544},
};

static const struct itemplate instrux_ERETU[1] = {
    /*   0 : ERETU void [          f3 0f 01 ca                       ] LONG,PRIV,PROT,FRED,X86_64 */
        /* 333 355 002(01 ca) : LONG,PRIV,PROT,FRED,X86_64 */
        {I_ERETU, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67209, 230, 1545},
};

static const struct itemplate instrux_CLC[1] = {
    /*   0 : CLC void [          f8                                ] FL,8086 */
        /* 001(f8) : FL,8086 */
        {I_CLC, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71936, 56, 1548},
};

static const struct itemplate instrux_CLD[1] = {
    /*   0 : CLD void [          fc                                ] FL,8086 */
        /* 001(fc) : FL,8086 */
        {I_CLD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67290, 56, 1549},
};

static const struct itemplate instrux_CLI[1] = {
    /*   0 : CLI void [          fa                                ] FL,8086 */
        /* 001(fa) : FL,8086 */
        {I_CLI, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67500, 56, 1550},
};

static const struct itemplate instrux_CLAC[1] = {
    /*   0 : CLAC void [          np 0f 01 ca                       ] FL,PRIV,SMAP,FUTURE */
        /* 360 355 002(01 ca) : FL,PRIV,SMAP,FUTURE */
        {I_CLAC, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67215, 231, 1551},
};

static const struct itemplate instrux_STC[1] = {
    /*   0 : STC void [          f9                                ] FL,8086 */
        /* 001(f9) : FL,8086 */
        {I_STC, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71826, 56, 1553},
};

static const struct itemplate instrux_STD[1] = {
    /*   0 : STD void [          fd                                ] FL,8086 */
        /* 001(fd) : FL,8086 */
        {I_STD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73462, 56, 1554},
};

static const struct itemplate instrux_STI[1] = {
    /*   0 : STI void [          fb                                ] FL,8086 */
        /* 001(fb) : FL,8086 */
        {I_STI, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71876, 56, 1555},
};

static const struct itemplate instrux_STAC[1] = {
    /*   0 : STAC void [          np 0f 01 cb                       ] FL,PRIV,SMAP,FUTURE */
        /* 360 355 002(01 cb) : FL,PRIV,SMAP,FUTURE */
        {I_STAC, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67221, 231, 1556},
};

static const struct itemplate instrux_CMC[1] = {
    /*   0 : CMC void [          f5                                ] FL,8086 */
        /* 001(f5) : FL,8086 */
        {I_CMC, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73465, 56, 1558},
};

static const struct itemplate instrux_LAHF[1] = {
    /*   0 : LAHF void [          9f                                ] 8086 */
        /* 001(9f) : 8086 */
        {I_LAHF, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73468, 23, 1560},
};

static const struct itemplate instrux_SAHF[1] = {
    /*   0 : SAHF void [          9e                                ] FL,8086 */
        /* 001(9e) : FL,8086 */
        {I_SAHF, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57389, 56, 1561},
};

static const struct itemplate instrux_SALC[1] = {
    /*   0 : SALC void [          d6                                ] NOREX,NOAPX,NOLONG,UNDOC,8086 */
        /* 001(d6) : NOREX,NOAPX,NOLONG,UNDOC,8086 */
        {I_SALC, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72531, 232, 1562},
};

static const struct itemplate instrux_PUSHF[1] = {
    /*   0 : PUSHF void [          nw odf 9c                         ] 8086 */
        /* 327 322 001(9c) : NWSIZE,8086 */
        {I_PUSHF, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71739, 233, 1564},
};

static const struct itemplate instrux_PUSHFW[1] = {
    /*   0 : PUSHFW void [          nw o16 9c                         ] 8086 */
        /* 327 320 001(9c) : NWSIZE,8086 */
        {I_PUSHFW, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71744, 233, 1565},
};

static const struct itemplate instrux_PUSHFD[1] = {
    /*   0 : PUSHFD void [          nw o32 9c                         ] 386 */
        /* 327 321 001(9c) : NWSIZE,386 */
        {I_PUSHFD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71749, 234, 1566},
};

static const struct itemplate instrux_PUSHFQ[1] = {
    /*   0 : PUSHFQ void [          nw o64 9c                         ] LONG,386,X86_64 */
        /* 327 324 001(9c) : NWSIZE,LONG,PROT,X86_64 */
        {I_PUSHFQ, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71754, 235, 1567},
};

static const struct itemplate instrux_POPF[1] = {
    /*   0 : POPF void [          nw odf 9d                         ] FL,8086 */
        /* 327 322 001(9d) : NWSIZE,FL,8086 */
        {I_POPF, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71759, 236, 1568},
};

static const struct itemplate instrux_POPFW[1] = {
    /*   0 : POPFW void [          nw o16 9d                         ] FL,8086 */
        /* 327 320 001(9d) : NWSIZE,FL,8086 */
        {I_POPFW, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71764, 236, 1569},
};

static const struct itemplate instrux_POPFD[1] = {
    /*   0 : POPFD void [          nw o32 9d                         ] FL,386 */
        /* 327 321 001(9d) : NWSIZE,FL,386 */
        {I_POPFD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71769, 237, 1570},
};

static const struct itemplate instrux_POPFQ[1] = {
    /*   0 : POPFQ void [          nw o64 9d                         ] LONG,FL,386,X86_64 */
        /* 327 324 001(9d) : NWSIZE,LONG,FL,PROT,X86_64 */
        {I_POPFQ, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71774, 238, 1571},
};

static const struct itemplate instrux_CMPSB[1] = {
    /*   0 : CMPSB void [          repe o8 a6                        ] NOAPX,FL,8086 */
        /* 335 001(a6) : NOAPX,FL,8086 */
        {I_CMPSB, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72792, 239, 1574},
};

static const struct itemplate instrux_CMPSW[1] = {
    /*   0 : CMPSW void [          repe o16 a7                       ] NOAPX,FL,8086 */
        /* 335 320 001(a7) : NOAPX,FL,8086 */
        {I_CMPSW, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71779, 239, 1575},
};

static const struct itemplate instrux_CMPSD[2] = {
    /*   0 : CMPSD void [          repe o32 a7                       ] NOAPX,FL,386 */
        /* 335 321 001(a7) : NOAPX,FL,386 */
        {I_CMPSD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71784, 240, 1576},
    /*   1 : CMPSD xmmreg,xmmrm64,imm8 [rmi:      f2 0f c2 /r ib,u                  ] FL,SSE2,WILLAMETTE */
        /* 332 355 001(c2) 110 026 : FL,SSE2,WILLAMETTE */
        {I_CMPSD, 3, {XMMREG,RM_XMM|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+58113, 390, 2606},
};

static const struct itemplate instrux_CMPSQ[1] = {
    /*   0 : CMPSQ void [          repe o64 a7                       ] NOAPX,LONG,FL,386,X86_64 */
        /* 335 324 001(a7) : NOAPX,LONG,FL,PROT,X86_64 */
        {I_CMPSQ, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71789, 241, 1577},
};

static const struct itemplate instrux_LODSB[1] = {
    /*   0 : LODSB void [          o8 ac                             ] NOAPX,8086 */
        /* 001(ac) : NOAPX,8086 */
        {I_LODSB, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73471, 242, 1578},
};

static const struct itemplate instrux_LODSW[1] = {
    /*   0 : LODSW void [          o16 ad                            ] NOAPX,8086 */
        /* 320 001(ad) : NOAPX,8086 */
        {I_LODSW, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72796, 242, 1579},
};

static const struct itemplate instrux_LODSD[1] = {
    /*   0 : LODSD void [          o32 ad                            ] NOAPX,386 */
        /* 321 001(ad) : NOAPX,386 */
        {I_LODSD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72800, 243, 1580},
};

static const struct itemplate instrux_LODSQ[1] = {
    /*   0 : LODSQ void [          o64 ad                            ] NOAPX,LONG,386,X86_64 */
        /* 324 001(ad) : NOAPX,LONG,PROT,X86_64 */
        {I_LODSQ, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72804, 244, 1581},
};

static const struct itemplate instrux_MOVSB[1] = {
    /*   0 : MOVSB void [          o8 a4                             ] NOAPX,8086 */
        /* 001(a4) : NOAPX,8086 */
        {I_MOVSB, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57417, 242, 1582},
};

static const struct itemplate instrux_MOVSW[1] = {
    /*   0 : MOVSW void [          o16 a5                            ] NOAPX,8086 */
        /* 320 001(a5) : NOAPX,8086 */
        {I_MOVSW, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72808, 242, 1583},
};

static const struct itemplate instrux_MOVSD[3] = {
    /*   0 : MOVSD void [          o32 a5                            ] NOAPX,386 */
        /* 321 001(a5) : NOAPX,386 */
        {I_MOVSD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72812, 243, 1584},
    /*   1 : MOVSD xmmreg,xmmrm64 [rm:       f2 0f 10 /r                       ] SSE2,WILLAMETTE */
        /* 332 355 001(10) 110 : SSE2,WILLAMETTE */
        {I_MOVSD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+69291, 248, 2641},
    /*   2 : MOVSD xmmrm64,xmmreg [mr:       f2 0f 11 /r                       ] SSE2,WILLAMETTE */
        /* 332 355 001(11) 101 : SSE2,WILLAMETTE */
        {I_MOVSD, 2, {RM_XMM|BITS64,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+69297, 248, 2642},
};

static const struct itemplate instrux_MOVSQ[1] = {
    /*   0 : MOVSQ void [          o64 a5                            ] NOAPX,LONG,386,X86_64 */
        /* 324 001(a5) : NOAPX,LONG,PROT,X86_64 */
        {I_MOVSQ, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72816, 244, 1585},
};

static const struct itemplate instrux_STOSB[1] = {
    /*   0 : STOSB void [          o8 aa                             ] NOAPX,8086 */
        /* 001(aa) : NOAPX,8086 */
        {I_STOSB, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72909, 242, 1586},
};

static const struct itemplate instrux_STOSW[1] = {
    /*   0 : STOSW void [          o16 ab                            ] NOAPX,8086 */
        /* 320 001(ab) : NOAPX,8086 */
        {I_STOSW, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72820, 242, 1587},
};

static const struct itemplate instrux_STOSD[1] = {
    /*   0 : STOSD void [          o32 ab                            ] NOAPX,386 */
        /* 321 001(ab) : NOAPX,386 */
        {I_STOSD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72824, 243, 1588},
};

static const struct itemplate instrux_STOSQ[1] = {
    /*   0 : STOSQ void [          o64 ab                            ] NOAPX,LONG,386,X86_64 */
        /* 324 001(ab) : NOAPX,LONG,PROT,X86_64 */
        {I_STOSQ, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72828, 244, 1589},
};

static const struct itemplate instrux_SCASB[1] = {
    /*   0 : SCASB void [          repe o8 ae                        ] NOAPX,FL,8086 */
        /* 335 001(ae) : NOAPX,FL,8086 */
        {I_SCASB, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72832, 239, 1590},
};

static const struct itemplate instrux_SCASW[1] = {
    /*   0 : SCASW void [          repe o16 af                       ] NOAPX,FL,8086 */
        /* 335 320 001(af) : NOAPX,FL,8086 */
        {I_SCASW, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71794, 239, 1591},
};

static const struct itemplate instrux_SCASD[1] = {
    /*   0 : SCASD void [          repe o32 af                       ] NOAPX,FL,386 */
        /* 335 321 001(af) : NOAPX,FL,386 */
        {I_SCASD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71799, 240, 1592},
};

static const struct itemplate instrux_SCASQ[1] = {
    /*   0 : SCASQ void [          repe o64 af                       ] NOAPX,LONG,FL,386,X86_64 */
        /* 335 324 001(af) : NOAPX,LONG,FL,PROT,X86_64 */
        {I_SCASQ, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71804, 241, 1593},
};

static const struct itemplate instrux_INSB[1] = {
    /*   0 : INSB void [          o8 6c                             ] 186 */
        /* 001(6c) : 186 */
        {I_INSB, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73474, 245, 1594},
};

static const struct itemplate instrux_INSW[1] = {
    /*   0 : INSW void [          o16 6d                            ] 186 */
        /* 320 001(6d) : 186 */
        {I_INSW, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72836, 245, 1595},
};

static const struct itemplate instrux_INSD[1] = {
    /*   0 : INSD void [          o32 6d                            ] 386 */
        /* 321 001(6d) : 386 */
        {I_INSD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72840, 3, 1596},
};

static const struct itemplate instrux_OUTSB[1] = {
    /*   0 : OUTSB void [          o8 6e                             ] 186 */
        /* 001(6e) : 186 */
        {I_OUTSB, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73477, 245, 1597},
};

static const struct itemplate instrux_OUTSW[1] = {
    /*   0 : OUTSW void [          o16 6f                            ] 186 */
        /* 320 001(6f) : 186 */
        {I_OUTSW, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72844, 245, 1598},
};

static const struct itemplate instrux_OUTSD[1] = {
    /*   0 : OUTSD void [          o32 6f                            ] 386 */
        /* 321 001(6f) : 386 */
        {I_OUTSD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72848, 3, 1599},
};

static const struct itemplate instrux_LFENCE[2] = {
    /*   0 : LFENCE void [          np 0f ae e8                       ] LONG,PROT,X86_64,AMD */
        /* 360 355 002(ae e8) : LONG,PROT,X86_64,AMD */
        {I_LFENCE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67227, 246, 1602},
    /*   1 : LFENCE void [          np 0f ae e8                       ] SSE2,WILLAMETTE */
        /* 360 355 002(ae e8) : SSE2,WILLAMETTE */
        {I_LFENCE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67227, 248, 2477},
};

static const struct itemplate instrux_MFENCE[2] = {
    /*   0 : MFENCE void [          np 0f ae f0                       ] LONG,PROT,X86_64,AMD */
        /* 360 355 002(ae f0) : LONG,PROT,X86_64,AMD */
        {I_MFENCE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67233, 246, 1603},
    /*   1 : MFENCE void [          np 0f ae f0                       ] SSE2,WILLAMETTE */
        /* 360 355 002(ae f0) : SSE2,WILLAMETTE */
        {I_MFENCE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67233, 248, 2478},
};

static const struct itemplate instrux_SFENCE[2] = {
    /*   0 : SFENCE void [          np 0f ae f8                       ] LONG,PROT,X86_64,AMD */
        /* 360 355 002(ae f8) : LONG,PROT,X86_64,AMD */
        {I_SFENCE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67239, 246, 1604},
    /*   1 : SFENCE void [          np 0f ae f8                       ] KATMAI */
        /* 360 355 002(ae f8) : KATMAI */
        {I_SFENCE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67239, 376, 2442},
};

static const struct itemplate instrux_SERIALIZE[1] = {
    /*   0 : SERIALIZE void [          np 0f 01 e8                       ] SERIALIZE,FUTURE */
        /* 360 355 002(01 e8) : SERIALIZE,FUTURE */
        {I_SERIALIZE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67245, 247, 1605},
};

static const struct itemplate instrux_CLFLUSH[1] = {
    /*   0 : CLFLUSH mem [m:        np 0f ae /7                       ] SSE2,WILLAMETTE */
        /* 360 355 001(ae) 207 : SSE2,WILLAMETTE */
        {I_CLFLUSH, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67251, 248, 1608},
};

static const struct itemplate instrux_CLFLUSHOPT[1] = {
    /*   0 : CLFLUSHOPT mem [m:        66 0f ae /7                       ] CLFLUSHOPT,FUTURE */
        /* 361 355 001(ae) 207 : CLFLUSHOPT,FUTURE */
        {I_CLFLUSHOPT, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67257, 249, 1609},
};

static const struct itemplate instrux_CLWB[1] = {
    /*   0 : CLWB mem [m:        66 0f ae /6                       ] CLWB,FUTURE */
        /* 361 355 001(ae) 206 : CLWB,FUTURE */
        {I_CLWB, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67263, 250, 1610},
};

static const struct itemplate instrux_PCOMMIT[1] = {
    /*   0 : PCOMMIT void [          66 0f ae f8                       ] OBSOLETE,NEVER,NOP,FUTURE */
        /* 361 355 002(ae f8) : OBSOLETE,NEVER,NOP,FUTURE */
        {I_PCOMMIT, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67269, 251, 1613},
};

static const struct itemplate instrux_CLZERO[4] = {
    /*   0 : CLZERO reg_ax [-:        a16 0f 01 fc                      ] NOLONG,CLZERO,FUTURE,AMD */
        /* 310 355 002(01 fc) : NOREX,NOAPX,NOLONG,CLZERO,FUTURE,AMD */
        {I_CLZERO, 1, {REG_AX|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67275, 252, 1616},
    /*   1 : CLZERO reg_eax [-:        a32 0f 01 fc                      ] CLZERO,FUTURE,AMD */
        /* 311 355 002(01 fc) : CLZERO,FUTURE,AMD */
        {I_CLZERO, 1, {REG_EAX,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67281, 253, 1617},
    /*   2 : CLZERO reg_rax [-:        a64 0f 01 fc                      ] LONG,PROT,CLZERO,X86_64,AMD */
        /* 313 355 002(01 fc) : LONG,PROT,CLZERO,X86_64,AMD */
        {I_CLZERO, 1, {REG_RAX,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67287, 254, 1618},
    /*   3 : CLZERO void [          0f 01 fc                          ] ND,CLZERO,FUTURE,AMD */
        /* 355 002(01 fc) : CLZERO,FUTURE,AMD */
        {I_CLZERO, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67288, 253, 1619},
};

static const struct itemplate instrux_INVD[1] = {
    /*   0 : INVD void [          0f 08                             ] PRIV,486 */
        /* 355 001(08) : PRIV,486 */
        {I_INVD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72852, 255, 1621},
};

static const struct itemplate instrux_WBINVD[1] = {
    /*   0 : WBINVD void [          np 0f 09                          ] PRIV,486 */
        /* 360 355 001(09) : PRIV,486 */
        {I_WBINVD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71809, 255, 1622},
};

static const struct itemplate instrux_WBNOINVD[1] = {
    /*   0 : WBNOINVD void [          f3 0f 09                          ] PRIV,WBNOINVD,FUTURE */
        /* 333 355 001(09) : PRIV,WBNOINVD,FUTURE */
        {I_WBNOINVD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71814, 256, 1623},
};

static const struct itemplate instrux_INVPCID[3] = {
    /*   0 : INVPCID reg32,mem128 [rm:       66 0f38 82 /r                     ] NOREX,NOAPX,NOLONG,PRIV,INVPCID,FUTURE */
        /* 361 356 001(82) 110 : NOREX,NOAPX,NOLONG,PRIV,INVPCID,FUTURE */
        {I_INVPCID, 2, {REG_GPR|BITS32|RN_L16,MEMORY|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67293, 257, 1625},
    /*   1 : INVPCID reg64,mem128 [rm:       66 0f38 82 /r                     ] LONG,PRIV,PROT,INVPCID,X86_64 */
        /* 361 356 001(82) 110 : NOAPX,LONG,PRIV,PROT,INVPCID,X86_64 */
        {I_INVPCID, 2, {REG_GPR|BITS64|RN_L16,MEMORY|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67293, 258, 1626},
    /*   2 : INVPCID reg64,mem128 [rm:       evex.nf0.nd0.l0.f3.m4.w1 f2 /r    ] LONG,PRIV,PROT,APX,INVPCID,X86_64 */
        /* 250(f4 fe 08) 300 001(f2) 110 : LONG,EVEX,PRIV,PROT,APX,INVPCID,X86_64 */
        {I_INVPCID, 2, {REG_GPR|BITS64,MEMORY|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+24682, 259, 1627},
};

static const struct itemplate instrux_INVLPG[1] = {
    /*   0 : INVLPG mem [m:        0f 01 /7                          ] PRIV,486 */
        /* 355 001(01) 207 : PRIV,486 */
        {I_INVLPG, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71819, 255, 1628},
};

static const struct itemplate instrux_INVLPGA[4] = {
    /*   0 : INVLPGA reg_ax,reg_ecx [--:       a16 0f 01 df                      ] NOLONG,X86_64,AMD */
        /* 310 355 002(01 df) : NOREX,NOAPX,NOLONG,X86_64,AMD */
        {I_INVLPGA, 2, {REG_AX|RN_L16,REG_ECX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67299, 260, 1629},
    /*   1 : INVLPGA reg_eax,reg_ecx [--:       a32 0f 01 df                      ] X86_64,AMD */
        /* 311 355 002(01 df) : X86_64,AMD */
        {I_INVLPGA, 2, {REG_EAX,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67305, 261, 1630},
    /*   2 : INVLPGA reg_rax,reg_ecx [--:       a64 0f 01 df                      ] LONG,PROT,X86_64,AMD */
        /* 313 355 002(01 df) : LONG,PROT,X86_64,AMD */
        {I_INVLPGA, 2, {REG_RAX,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67311, 246, 1631},
    /*   3 : INVLPGA void [          adf 0f 01 df                      ] ND,X86_64,AMD */
        /* 312 355 002(01 df) : X86_64,AMD */
        {I_INVLPGA, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67317, 261, 1632},
};

static const struct itemplate instrux_RDPMC[1] = {
    /*   0 : RDPMC void [          0f 33                             ] NOAPX,P6 */
        /* 355 001(33) : NOAPX,P6 */
        {I_RDPMC, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72856, 227, 1635},
};

static const struct itemplate instrux_RDTSC[1] = {
    /*   0 : RDTSC void [          0f 31                             ] NOAPX,PENT */
        /* 355 001(31) : NOAPX,PENT */
        {I_RDTSC, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72860, 262, 1636},
};

static const struct itemplate instrux_RDTSCP[1] = {
    /*   0 : RDTSCP void [          0f 01 f9                          ] X86_64 */
        /* 355 002(01 f9) : X86_64 */
        {I_RDTSCP, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71824, 263, 1637},
};

static const struct itemplate instrux_RDRAND[3] = {
    /*   0 : RDRAND reg16 [m:        o16 0f c7 /6                      ] FL,RDRAND,FUTURE */
        /* 320 355 001(c7) 206 : FL,RDRAND,FUTURE */
        {I_RDRAND, 1, {REG_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67323, 264, 1638},
    /*   1 : RDRAND reg32 [m:        o32 0f c7 /6                      ] FL,RDRAND,FUTURE */
        /* 321 355 001(c7) 206 : FL,RDRAND,FUTURE */
        {I_RDRAND, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67329, 264, 1639},
    /*   2 : RDRAND reg64 [m:        o64 0f c7 /6                      ] LONG,FL,PROT,RDRAND,X86_64 */
        /* 324 355 001(c7) 206 : LONG,FL,PROT,RDRAND,X86_64 */
        {I_RDRAND, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67335, 265, 1640},
};

static const struct itemplate instrux_RDSEED[3] = {
    /*   0 : RDSEED reg16 [m:        o16 0f c7 /7                      ] FL,RDSEED,FUTURE */
        /* 320 355 001(c7) 207 : FL,RDSEED,FUTURE */
        {I_RDSEED, 1, {REG_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67341, 266, 1641},
    /*   1 : RDSEED reg32 [m:        o32 0f c7 /7                      ] FL,RDSEED,FUTURE */
        /* 321 355 001(c7) 207 : FL,RDSEED,FUTURE */
        {I_RDSEED, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+51325, 266, 1642},
    /*   2 : RDSEED reg64 [m:        o64 0f c7 /7                      ] LONG,FL,PROT,RDSEED,X86_64 */
        /* 324 355 001(c7) 207 : LONG,FL,PROT,RDSEED,X86_64 */
        {I_RDSEED, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+51333, 267, 1643},
};

static const struct itemplate instrux_RDPID[3] = {
    /*   0 : RDPID reg64 [m:        f3 0f c7 /7                       ] ND,OPT,LONG,PROT,RDPID,X86_64 */
        /* 333 355 001(c7) 207 : OPT,LONG,PROT,RDPID,X86_64 */
        {I_RDPID, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67347, 268, 1644},
    /*   1 : RDPID reg32 [m:        f3 !osp o32 0f c7 /7              ] RDPID,FUTURE */
        /* 333 364 321 355 001(c7) 207 : RDPID,FUTURE */
        {I_RDPID, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+51323, 269, 1645},
    /*   2 : RDPID reg64 [m:        f3 !osp o64 0f c7 /7              ] LONG,PROT,RDPID,X86_64 */
        /* 333 364 324 355 001(c7) 207 : LONG,PROT,RDPID,X86_64 */
        {I_RDPID, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+51331, 270, 1646},
};

static const struct itemplate instrux_CLTS[1] = {
    /*   0 : CLTS void [          0f 06                             ] PRIV,286 */
        /* 355 001(06) : PRIV,286 */
        {I_CLTS, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72864, 271, 1649},
};

static const struct itemplate instrux_CPUID[1] = {
    /*   0 : CPUID void [          0f a2                             ] PENT */
        /* 355 001(a2) : PENT */
        {I_CPUID, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72868, 272, 1650},
};

static const struct itemplate instrux_LMSW[1] = {
    /*   0 : LMSW rm16 [m:        0f 01 /6                          ] PRIV,286 */
        /* 355 001(01) 206 : PRIV,286 */
        {I_LMSW, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71829, 271, 1651},
};

static const struct itemplate instrux_SMSW[5] = {
    /*   0 : SMSW rm16 [m:        0f 01 /4                          ] 286 */
        /* 355 001(01) 204 : 286 */
        {I_SMSW, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67372, 273, 1652},
    /*   1 : SMSW reg64 [m:        o64nw 0f 01 /4                    ] ND,LONG,PROT,X86_64 */
        /* 323 355 001(01) 204 : NWSIZE,LONG,PROT,X86_64 */
        {I_SMSW, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67353, 235, 1653},
    /*   2 : SMSW reg16 [m:        o16 0f 01 /4                      ] 286 */
        /* 320 355 001(01) 204 : 286 */
        {I_SMSW, 1, {REG_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67359, 273, 1654},
    /*   3 : SMSW reg32 [m:        o32 0f 01 /4                      ] 386 */
        /* 321 355 001(01) 204 : 386 */
        {I_SMSW, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67365, 3, 1655},
    /*   4 : SMSW reg64 [m:        o64 0f 01 /4                      ] LONG,PROT,X86_64 */
        /* 324 355 001(01) 204 : LONG,PROT,X86_64 */
        {I_SMSW, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67371, 24, 1656},
};

static const struct itemplate instrux_WRMSR[1] = {
    /*   0 : WRMSR void [          0f 30                             ] NOAPX,PRIV,PENT */
        /* 355 001(30) : NOAPX,PRIV,PENT */
        {I_WRMSR, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72872, 277, 1669},
};

static const struct itemplate instrux_RDMSR[3] = {
    /*   0 : RDMSR void [          0f 32                             ] NOAPX,PRIV,PENT */
        /* 355 001(32) : NOAPX,PRIV,PENT */
        {I_RDMSR, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72876, 277, 1670},
    /*   1 : RDMSR reg64,imm32 [mi:       vex.128.f2.m7.w0 f6 /0 id        ] LONG,PRIV,PROT,MSR_IMM,X86_64,FUTURE */
        /* 270(007 003) 001(f6) 200 041 : NOAPX,LONG,VEX,PRIV,PROT,MSR_IMM,FUTURE */
        {I_RDMSR, 2, {REG_GPR|BITS64|RN_L16,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+51339, 278, 1671},
    /*   2 : RDMSR reg64,imm32 [mi:       evex.128.f2.m7.w0 f6 /0 id        ] LONG,PRIV,PROT,MSR_IMM,X86_64,FUTURE,APX */
        /* 250(f7 7f 08) 300 001(f6) 200 041 : LONG,EVEX,PRIV,PROT,APX,MSR_IMM,FUTURE */
        {I_RDMSR, 2, {REG_GPR|BITS64,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+13023, 279, 1671},
};

static const struct itemplate instrux_WRMSRNS[3] = {
    /*   0 : WRMSRNS void [          np 0f 01 c6                       ] PRIV,WRMSRNS,FUTURE */
        /* 360 355 002(01 c6) : PRIV,WRMSRNS,FUTURE */
        {I_WRMSRNS, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67413, 280, 1672},
    /*   1 : WRMSRNS imm32,reg64 [im:       vex.128.f3.m7.w0 f6 /0 id        ] LONG,PRIV,PROT,MSR_IMM,X86_64,FUTURE */
        /* 270(007 002) 001(f6) 210 040 : NOAPX,LONG,VEX,PRIV,PROT,MSR_IMM,FUTURE */
        {I_WRMSRNS, 2, {IMM_NORMAL|BITS32,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+51347, 278, 1673},
    /*   2 : WRMSRNS imm32,reg64 [im:       evex.128.f3.m7.w0 f6 /0 id        ] LONG,PRIV,PROT,MSR_IMM,X86_64,FUTURE,APX */
        /* 250(f7 7e 08) 300 001(f6) 210 040 : LONG,EVEX,PRIV,PROT,APX,MSR_IMM,FUTURE */
        {I_WRMSRNS, 2, {IMM_NORMAL|BITS32,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+13033, 279, 1673},
};

static const struct itemplate instrux_RDMSRLIST[1] = {
    /*   0 : RDMSRLIST void [          f2 0f 01 c6                       ] LONG,PRIV,PROT,MSRLIST,X86_64 */
        /* 332 355 002(01 c6) : LONG,PRIV,PROT,MSRLIST,X86_64 */
        {I_RDMSRLIST, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67419, 281, 1674},
};

static const struct itemplate instrux_WRMSRLIST[1] = {
    /*   0 : WRMSRLIST void [          f3 0f 01 c6                       ] LONG,PRIV,PROT,MSRLIST,X86_64 */
        /* 333 355 002(01 c6) : LONG,PRIV,PROT,MSRLIST,X86_64 */
        {I_WRMSRLIST, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67425, 281, 1675},
};

static const struct itemplate instrux_URDMSR[4] = {
    /*   0 : URDMSR reg64,reg64 [mr:       f2 0f 38 f8 /r                    ] NOAPX,FUTURE */
        /* 332 355 002(38 f8) 101 : NOAPX,FUTURE */
        {I_URDMSR, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+57049, 282, 1677},
    /*   1 : URDMSR reg64,reg64 [mr:       evex.nf0.nd0.l0.f2.m4.w0 f8 /r    ] LONG,PROT,APX,X86_64,FUTURE */
        /* 250(f4 7f 08) 300 001(f8) 101 : LONG,EVEX,PROT,APX,FUTURE */
        {I_URDMSR, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24691, 283, 1678},
    /*   2 : URDMSR reg64,imm32 [mi:       vex.128.f2.m7.w0 f8 /0 id        ] FUTURE */
        /* 270(007 003) 001(f8) 200 041 : NOAPX,VEX,FUTURE */
        {I_URDMSR, 2, {REG_GPR|BITS64|RN_L16,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+51355, 284, 1679},
    /*   3 : URDMSR reg64,imm32 [mi:       evex.128.f2.m7.w0 f8 /0 id        ] FUTURE,APX */
        /* 250(f7 7f 08) 300 001(f8) 200 041 : LONG,EVEX,PROT,APX,FUTURE */
        {I_URDMSR, 2, {REG_GPR|BITS64,IMM_NORMAL|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+13043, 283, 1679},
};

static const struct itemplate instrux_UWRMSR[4] = {
    /*   0 : UWRMSR reg64,reg64 [rm:       f3 0f 38 f8 /r                    ] NOAPX,FUTURE */
        /* 333 355 002(38 f8) 110 : NOAPX,FUTURE */
        {I_UWRMSR, 2, {REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+57056, 282, 1680},
    /*   1 : UWRMSR reg64,reg64 [rm:       evex.nf0.nd0.l0.f3.m4.w0 f8 /r    ] LONG,PROT,APX,X86_64,FUTURE */
        /* 250(f4 7e 08) 300 001(f8) 110 : LONG,EVEX,PROT,APX,FUTURE */
        {I_UWRMSR, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+24700, 283, 1681},
    /*   2 : UWRMSR imm32,reg64 [im:       vex.128.f3.m7.w0 f8 /0 id        ] FUTURE */
        /* 270(007 002) 001(f8) 210 040 : NOAPX,VEX,FUTURE */
        {I_UWRMSR, 2, {IMM_NORMAL|BITS32,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+51363, 284, 1682},
    /*   3 : UWRMSR imm32,reg64 [im:       evex.128.f3.m7.w0 f8 /0 id        ] FUTURE,APX */
        /* 250(f7 7e 08) 300 001(f8) 210 040 : LONG,EVEX,PROT,APX,FUTURE */
        {I_UWRMSR, 2, {IMM_NORMAL|BITS32,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+13053, 283, 1682},
};

static const struct itemplate instrux_UMOV[6] = {
    /*   0 : UMOV rm8,reg8 [mr:       np o8 0f 10 /r                    ] SM0,ND,SM1,NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,386 */
        /* 360 355 001(10) 101 : SM0,SM1,NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,386 */
        {I_UMOV, 2, {RM_GPR|BITS8|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67431, 285, 1684},
    /*   1 : UMOV rm16,reg16 [mr:       np o16 0f 11 /r                   ] ND,SM0-1,NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,386 */
        /* 360 320 355 001(11) 101 : SM0,SM1,NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,386 */
        {I_UMOV, 2, {RM_GPR|BITS16|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+57063, 285, 1685},
    /*   2 : UMOV rm32,reg32 [mr:       np o32 0f 11 /r                   ] SM0,ND,SM1,NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,386 */
        /* 360 321 355 001(11) 101 : SM0,SM1,NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,386 */
        {I_UMOV, 2, {RM_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+57070, 285, 1686},
    /*   3 : UMOV reg8,rm8 [rm:       np o8 0f 12 /r                    ] ND,SM0-1,NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,386 */
        /* 360 355 001(12) 110 : SM0,SM1,NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,386 */
        {I_UMOV, 2, {REG_GPR|BITS8|RN_L16,RM_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67437, 285, 1687},
    /*   4 : UMOV reg16,rm16 [rm:       np o16 0f 13 /r                   ] SM0,ND,SM1,NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,386 */
        /* 360 320 355 001(13) 110 : SM0,SM1,NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,386 */
        {I_UMOV, 2, {REG_GPR|BITS16|RN_L16,RM_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+57077, 285, 1688},
    /*   5 : UMOV reg32,rm32 [rm:       np o32 0f 13 /r                   ] ND,SM0-1,NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,386 */
        /* 360 321 355 001(13) 110 : SM0,SM1,NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,386 */
        {I_UMOV, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+57084, 285, 1689},
};

static const struct itemplate instrux_BB0_RESET[1] = {
    /*   0 : BB0_RESET void [          m1 3a                             ] ND,NOREX,NOAPX,NOLONG,OBSOLETE,PENT,CYRIX */
        /* 355 001(3a) : NOREX,NOAPX,NOLONG,OBSOLETE,PENT,CYRIX */
        {I_BB0_RESET, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72880, 286, 1692},
};

static const struct itemplate instrux_BB1_RESET[1] = {
    /*   0 : BB1_RESET void [          m1 3b                             ] ND,NOREX,NOAPX,NOLONG,OBSOLETE,PENT,CYRIX */
        /* 355 001(3b) : NOREX,NOAPX,NOLONG,OBSOLETE,PENT,CYRIX */
        {I_BB1_RESET, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72884, 286, 1693},
};

static const struct itemplate instrux_CPU_READ[1] = {
    /*   0 : CPU_READ void [          m1 3d                             ] ND,NOREX,NOAPX,NOLONG,OBSOLETE,PENT,CYRIX */
        /* 355 001(3d) : NOREX,NOAPX,NOLONG,OBSOLETE,PENT,CYRIX */
        {I_CPU_READ, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72888, 286, 1694},
};

static const struct itemplate instrux_CPU_WRITE[1] = {
    /*   0 : CPU_WRITE void [          m1 3c                             ] ND,NOREX,NOAPX,NOLONG,OBSOLETE,PENT,CYRIX */
        /* 355 001(3c) : NOREX,NOAPX,NOLONG,OBSOLETE,PENT,CYRIX */
        {I_CPU_WRITE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72892, 286, 1695},
};

static const struct itemplate instrux_DMINT[1] = {
    /*   0 : DMINT void [          m1 39                             ] ND,NOREX,NOAPX,NOLONG,OBSOLETE,P6,CYRIX */
        /* 355 001(39) : NOREX,NOAPX,NOLONG,OBSOLETE,P6,CYRIX */
        {I_DMINT, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72896, 287, 1696},
};

static const struct itemplate instrux_RDM[1] = {
    /*   0 : RDM void [          0f 3a                             ] ND,NOREX,NOAPX,NOLONG,OBSOLETE,P6,CYRIX */
        /* 355 001(3a) : NOREX,NOAPX,NOLONG,OBSOLETE,P6,CYRIX */
        {I_RDM, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72880, 287, 1697},
};

static const struct itemplate instrux_SMINT[1] = {
    /*   0 : SMINT void [          m1 38                             ] ND,NOREX,NOAPX,NOLONG,OBSOLETE,P6,CYRIX */
        /* 355 001(38) : NOREX,NOAPX,NOLONG,OBSOLETE,P6,CYRIX */
        {I_SMINT, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72900, 287, 1698},
};

static const struct itemplate instrux_SMINTOLD[1] = {
    /*   0 : SMINTOLD void [          m1 7e                             ] ND,NOREX,NOAPX,NOLONG,OBSOLETE,486,CYRIX */
        /* 355 001(7e) : NOREX,NOAPX,NOLONG,OBSOLETE,486,CYRIX */
        {I_SMINTOLD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72904, 288, 1699},
};

static const struct itemplate instrux_RSM[1] = {
    /*   0 : RSM void [          0f aa                             ] FL,SMM,PENT */
        /* 355 001(aa) : FL,SMM,PENT */
        {I_RSM, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72908, 289, 1702},
};

static const struct itemplate instrux_WRSHR[1] = {
    /*   0 : WRSHR rm32 [m:        o32 0f 37 /0                      ] ND,NOREX,NOAPX,NOLONG,SMM,OBSOLETE,P6,CYRIX */
        /* 321 355 001(37) 200 : NOREX,NOAPX,NOLONG,SMM,OBSOLETE,P6,CYRIX */
        {I_WRSHR, 1, {RM_GPR|BITS32|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67443, 290, 1705},
};

static const struct itemplate instrux_RDSHR[1] = {
    /*   0 : RDSHR rm32 [m:        o32 0f 36 /0                      ] ND,NOREX,NOAPX,NOLONG,SMM,OBSOLETE,P6,CYRIX */
        /* 321 355 001(36) 200 : NOREX,NOAPX,NOLONG,SMM,OBSOLETE,P6,CYRIX */
        {I_RDSHR, 1, {RM_GPR|BITS32|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67449, 290, 1706},
};

static const struct itemplate instrux_RSDC[1] = {
    /*   0 : RSDC reg_sreg,mem80 [rm:       0f 79 /r                          ] ND,NOREX,NOAPX,NOLONG,SMM,OBSOLETE,486,CYRIX */
        /* 355 001(79) 110 : NOREX,NOAPX,NOLONG,SMM,OBSOLETE,486,CYRIX */
        {I_RSDC, 2, {REG_SREG|RN_L16,MEMORY|BITS80|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69670, 291, 1707},
};

static const struct itemplate instrux_RSLDT[1] = {
    /*   0 : RSLDT mem80 [m:        0f 7b /0                          ] ND,NOREX,NOAPX,NOLONG,SMM,OBSOLETE,486,CYRIX */
        /* 355 001(7b) 200 : NOREX,NOAPX,NOLONG,SMM,OBSOLETE,486,CYRIX */
        {I_RSLDT, 1, {MEMORY|BITS80|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71844, 291, 1708},
};

static const struct itemplate instrux_RSTS[1] = {
    /*   0 : RSTS mem80 [m:        0f 7d /0                          ] ND,NOREX,NOAPX,NOLONG,SMM,OBSOLETE,486,CYRIX */
        /* 355 001(7d) 200 : NOREX,NOAPX,NOLONG,SMM,OBSOLETE,486,CYRIX */
        {I_RSTS, 1, {MEMORY|BITS80|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71849, 291, 1709},
};

static const struct itemplate instrux_SVDC[1] = {
    /*   0 : SVDC mem80,reg_sreg [mr:       m1 78 /r                          ] ND,NOREX,NOAPX,NOLONG,SMM,OBSOLETE,486,CYRIX */
        /* 355 001(78) 101 : NOREX,NOAPX,NOLONG,SMM,OBSOLETE,486,CYRIX */
        {I_SVDC, 2, {MEMORY|BITS80|RN_L16,REG_SREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58178, 291, 1710},
};

static const struct itemplate instrux_SVLDT[1] = {
    /*   0 : SVLDT mem80 [m:        m1 7a /0                          ] ND,NOREX,NOAPX,NOLONG,SMM,OBSOLETE,486,CYRIX */
        /* 355 001(7a) 200 : NOREX,NOAPX,NOLONG,SMM,OBSOLETE,486,CYRIX */
        {I_SVLDT, 1, {MEMORY|BITS80|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71854, 291, 1711},
};

static const struct itemplate instrux_SVTS[1] = {
    /*   0 : SVTS mem80 [m:        m1 7c /0                          ] ND,NOREX,NOAPX,NOLONG,SMM,OBSOLETE,486,CYRIX */
        /* 355 001(7c) 200 : NOREX,NOAPX,NOLONG,SMM,OBSOLETE,486,CYRIX */
        {I_SVTS, 1, {MEMORY|BITS80|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71859, 291, 1712},
};

static const struct itemplate instrux_HLT[1] = {
    /*   0 : HLT void [          f4                                ] PRIV,8086 */
        /* 001(f4) : PRIV,8086 */
        {I_HLT, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73480, 292, 1715},
};

static const struct itemplate instrux_PAUSE[1] = {
    /*   0 : PAUSE void [          osz f3i 90                        ] 8086 */
        /* 330 333 001(90) : 8086 */
        {I_PAUSE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71864, 23, 1717},
};

static const struct itemplate instrux_MONITOR[4] = {
    /*   0 : MONITOR void [          asm 0f 01 c8                      ] MONITOR,PRESCOTT */
        /* 312 355 002(01 c8) : MONITOR,PRESCOTT */
        {I_MONITOR, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67455, 293, 1719},
    /*   1 : MONITOR reg_ax,reg_ecx,reg_edx [---:      a16 0f 01 c8                      ] ND,NOLONG,MONITOR,PRESCOTT */
        /* 310 355 002(01 c8) : NOREX,NOAPX,NOLONG,MONITOR,PRESCOTT */
        {I_MONITOR, 3, {REG_AX|RN_L16,REG_ECX|RN_L16,REG_EDX|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+67461, 294, 1723},
    /*   2 : MONITOR reg_eax,reg_ecx,reg_edx [---:      a32 0f 01 c8                      ] ND,MONITOR,PRESCOTT */
        /* 311 355 002(01 c8) : MONITOR,PRESCOTT */
        {I_MONITOR, 3, {REG_EAX,REG_ECX,REG_EDX,0,0}, NO_DECORATOR, nasm_bytecodes+67467, 293, 1724},
    /*   3 : MONITOR reg_rax,reg_ecx,reg_edx [---:      a64 0f 01 c8                      ] ND,LONG,PROT,MONITOR,X86_64 */
        /* 313 355 002(01 c8) : LONG,PROT,MONITOR,X86_64 */
        {I_MONITOR, 3, {REG_RAX,REG_ECX,REG_EDX,0,0}, NO_DECORATOR, nasm_bytecodes+67473, 295, 1725},
};

static const struct itemplate instrux_MONITORW[1] = {
    /*   0 : MONITORW void [          a16 0f 01 c8                      ] NOLONG,MONITOR,PRESCOTT */
        /* 310 355 002(01 c8) : NOREX,NOAPX,NOLONG,MONITOR,PRESCOTT */
        {I_MONITORW, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67461, 294, 1720},
};

static const struct itemplate instrux_MONITORD[1] = {
    /*   0 : MONITORD void [          a32 0f 01 c8                      ] MONITOR,PRESCOTT */
        /* 311 355 002(01 c8) : MONITOR,PRESCOTT */
        {I_MONITORD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67467, 293, 1721},
};

static const struct itemplate instrux_MONITORQ[1] = {
    /*   0 : MONITORQ void [          a64 0f 01 c8                      ] LONG,MONITOR,PRESCOTT,X86_64 */
        /* 313 355 002(01 c8) : LONG,PROT,MONITOR,X86_64 */
        {I_MONITORQ, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67473, 295, 1722},
};

static const struct itemplate instrux_MWAIT[2] = {
    /*   0 : MWAIT void [          0f 01 c9                          ] MONITOR,PRESCOTT */
        /* 355 002(01 c9) : MONITOR,PRESCOTT */
        {I_MWAIT, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71869, 293, 1726},
    /*   1 : MWAIT reg_eax,reg_ecx [--:       0f 01 c9                          ] ND,MONITOR,PRESCOTT */
        /* 355 002(01 c9) : MONITOR,PRESCOTT */
        {I_MWAIT, 2, {REG_EAX,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+71869, 293, 1727},
};

static const struct itemplate instrux_MONITORX[7] = {
    /*   0 : MONITORX void [          asm 0f 01 fa                      ] MONITORX,FUTURE,AMD */
        /* 312 355 002(01 fa) : MONITORX,FUTURE,AMD */
        {I_MONITORX, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67479, 296, 1729},
    /*   1 : MONITORX void [          a16 0f 01 fa                      ] NOLONG,MONITORX,FUTURE,AMD */
        /* 310 355 002(01 fa) : NOREX,NOAPX,NOLONG,MONITORX,FUTURE,AMD */
        {I_MONITORX, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67485, 297, 1730},
    /*   2 : MONITORX void [          a32 0f 01 fa                      ] MONITORX,FUTURE,AMD */
        /* 311 355 002(01 fa) : MONITORX,FUTURE,AMD */
        {I_MONITORX, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67491, 296, 1731},
    /*   3 : MONITORX void [          a64 0f 01 fa                      ] LONG,MONITORX,X86_64,FUTURE,AMD */
        /* 313 355 002(01 fa) : LONG,PROT,MONITORX,FUTURE,AMD */
        {I_MONITORX, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67497, 298, 1732},
    /*   4 : MONITORX reg_ax,reg_ecx,reg_edx [---:      a16 0f 01 fa                      ] ND,NOLONG,MONITORX,FUTURE,AMD */
        /* 310 355 002(01 fa) : NOREX,NOAPX,NOLONG,MONITORX,FUTURE,AMD */
        {I_MONITORX, 3, {REG_AX|RN_L16,REG_ECX|RN_L16,REG_EDX|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+67485, 297, 1733},
    /*   5 : MONITORX reg_eax,reg_ecx,reg_edx [---:      a32 0f 01 fa                      ] ND,MONITORX,FUTURE,AMD */
        /* 311 355 002(01 fa) : MONITORX,FUTURE,AMD */
        {I_MONITORX, 3, {REG_EAX,REG_ECX,REG_EDX,0,0}, NO_DECORATOR, nasm_bytecodes+67491, 296, 1734},
    /*   6 : MONITORX reg_rax,reg_ecx,reg_edx [---:      a64 0f 01 fa                      ] ND,LONG,PROT,MONITORX,X86_64,AMD */
        /* 313 355 002(01 fa) : LONG,PROT,MONITORX,X86_64,AMD */
        {I_MONITORX, 3, {REG_RAX,REG_ECX,REG_EDX,0,0}, NO_DECORATOR, nasm_bytecodes+67497, 299, 1735},
};

static const struct itemplate instrux_MWAITX[2] = {
    /*   0 : MWAITX void [          0f 01 fb                          ] MONITORX,FUTURE,AMD */
        /* 355 002(01 fb) : MONITORX,FUTURE,AMD */
        {I_MWAITX, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71874, 296, 1736},
    /*   1 : MWAITX reg_eax,reg_ecx [--:       0f 01 fb                          ] ND,MONITORX,FUTURE,AMD */
        /* 355 002(01 fb) : MONITORX,FUTURE,AMD */
        {I_MWAITX, 2, {REG_EAX,REG_ECX,0,0,0}, NO_DECORATOR, nasm_bytecodes+71874, 296, 1737},
};

static const struct itemplate instrux_TPAUSE[2] = {
    /*   0 : TPAUSE reg32 [m:        66 0f ae /6                       ] FL,WAITPKG,FUTURE */
        /* 361 355 001(ae) 206 : FL,WAITPKG,FUTURE */
        {I_TPAUSE, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67263, 300, 1739},
    /*   1 : TPAUSE reg32,reg_edx,reg_eax [m--:      66 0f ae /6                       ] ND,FL,WAITPKG,FUTURE */
        /* 361 355 001(ae) 206 : FL,WAITPKG,FUTURE */
        {I_TPAUSE, 3, {REG_GPR|BITS32,REG_EDX,REG_EAX,0,0}, NO_DECORATOR, nasm_bytecodes+67263, 300, 1740},
};

static const struct itemplate instrux_UMONITOR[3] = {
    /*   0 : UMONITOR reg16 [m:        a16 f3 0f ae /6                   ] NOLONG,WAITPKG,FUTURE */
        /* 310 333 355 001(ae) 206 : NOREX,NOAPX,NOLONG,WAITPKG,FUTURE */
        {I_UMONITOR, 1, {REG_GPR|BITS16|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57091, 301, 1741},
    /*   1 : UMONITOR reg32 [m:        a32 f3 0f ae /6                   ] WAITPKG,FUTURE */
        /* 311 333 355 001(ae) 206 : WAITPKG,FUTURE */
        {I_UMONITOR, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57098, 302, 1742},
    /*   2 : UMONITOR reg64 [m:        a64 f3 0f ae /6                   ] LONG,PROT,WAITPKG,X86_64 */
        /* 313 333 355 001(ae) 206 : LONG,PROT,WAITPKG,X86_64 */
        {I_UMONITOR, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57105, 303, 1743},
};

static const struct itemplate instrux_UMWAIT[2] = {
    /*   0 : UMWAIT reg32 [m:        f2 0f ae /6                       ] WAITPKG,FUTURE */
        /* 332 355 001(ae) 206 : WAITPKG,FUTURE */
        {I_UMWAIT, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67503, 302, 1744},
    /*   1 : UMWAIT reg32,reg_edx,reg_eax [m--:      f2 0f ae /6                       ] ND,WAITPKG,FUTURE */
        /* 332 355 001(ae) 206 : WAITPKG,FUTURE */
        {I_UMWAIT, 3, {REG_GPR|BITS32,REG_EDX,REG_EAX,0,0}, NO_DECORATOR, nasm_bytecodes+67503, 302, 1745},
};

static const struct itemplate instrux_IN[6] = {
    /*   0 : IN reg_al,imm8 [-i:       o8 e4 ib,u                        ] NOAPX,8086 */
        /* 001(e4) 025 : NOAPX,8086 */
        {I_IN, 2, {REG_AL|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+72912, 242, 1748},
    /*   1 : IN reg_ax,imm8 [-i:       o16 e5 ib,u                       ] NOAPX,8086 */
        /* 320 001(e5) 025 : NOAPX,8086 */
        {I_IN, 2, {REG_AX|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+71879, 242, 1749},
    /*   2 : IN reg_eax,imm8 [-i:       o32 e5 ib,u                       ] NOAPX,ZU,386 */
        /* 321 001(e5) 025 : NOAPX,ZU,386 */
        {I_IN, 2, {REG_EAX|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+71884, 304, 1750},
    /*   3 : IN reg_al,reg_dx [--:       o8 ec                             ] NOAPX,8086 */
        /* 001(ec) : NOAPX,8086 */
        {I_IN, 2, {REG_AL|RN_L16,REG_DX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+70182, 242, 1751},
    /*   4 : IN reg_ax,reg_dx [--:       o16 ed                            ] NOAPX,8086 */
        /* 320 001(ed) : NOAPX,8086 */
        {I_IN, 2, {REG_AX|RN_L16,REG_DX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+72916, 242, 1752},
    /*   5 : IN reg_eax,reg_dx [--:       o32 ed                            ] NOAPX,ZU,386 */
        /* 321 001(ed) : NOAPX,ZU,386 */
        {I_IN, 2, {REG_EAX|RN_L16,REG_DX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+72920, 304, 1753},
};

static const struct itemplate instrux_OUT[6] = {
    /*   0 : OUT imm8,reg_al [i-:       o8 e6 ib,u                        ] NOAPX,8086 */
        /* 001(e6) 024 : NOAPX,8086 */
        {I_OUT, 2, {IMM_NORMAL|BITS8,REG_AL|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+72924, 242, 1754},
    /*   1 : OUT imm8,reg_ax [i-:       o16 e7 ib,u                       ] NOAPX,8086 */
        /* 320 001(e7) 024 : NOAPX,8086 */
        {I_OUT, 2, {IMM_NORMAL|BITS8,REG_AX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71889, 242, 1755},
    /*   2 : OUT imm8,reg_eax [i-:       o32 e7 ib,u                       ] NOAPX,386 */
        /* 321 001(e7) 024 : NOAPX,386 */
        {I_OUT, 2, {IMM_NORMAL|BITS8,REG_EAX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71894, 243, 1756},
    /*   3 : OUT reg_dx,reg_al [--:       o8 ee                             ] NOAPX,8086 */
        /* 001(ee) : NOAPX,8086 */
        {I_OUT, 2, {REG_DX|RN_L16,REG_AL|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+70164, 242, 1757},
    /*   4 : OUT reg_dx,reg_ax [--:       o16 ef                            ] NOAPX,8086 */
        /* 320 001(ef) : NOAPX,8086 */
        {I_OUT, 2, {REG_DX|RN_L16,REG_AX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+72928, 242, 1758},
    /*   5 : OUT reg_dx,reg_eax [--:       o32 ef                            ] NOAPX,386 */
        /* 321 001(ef) : NOAPX,386 */
        {I_OUT, 2, {REG_DX|RN_L16,REG_EAX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+72932, 243, 1759},
};

static const struct itemplate instrux_LDS[2] = {
    /*   0 : LDS reg16,mem16 [rm:       o16 c5 /r                         ] NOREX,NOAPX,NOLONG,8086 */
        /* 320 001(c5) 110 : NOREX,NOAPX,NOLONG,8086 */
        {I_LDS, 2, {REG_GPR|BITS16|RN_L16,MEMORY|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71904, 225, 1771},
    /*   1 : LDS reg32,mem32 [rm:       o32 c5 /r                         ] NOREX,NOAPX,NOLONG,386 */
        /* 321 001(c5) 110 : NOREX,NOAPX,NOLONG,386 */
        {I_LDS, 2, {REG_GPR|BITS32|RN_L16,MEMORY|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71909, 305, 1772},
};

static const struct itemplate instrux_LES[2] = {
    /*   0 : LES reg16,mem16 [rm:       o16 c4 /r                         ] NOREX,NOAPX,NOLONG,8086 */
        /* 320 001(c4) 110 : NOREX,NOAPX,NOLONG,8086 */
        {I_LES, 2, {REG_GPR|BITS16|RN_L16,MEMORY|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71914, 225, 1773},
    /*   1 : LES reg32,mem32 [rm:       o32 c4 /r                         ] NOREX,NOAPX,NOLONG,386 */
        /* 321 001(c4) 110 : NOREX,NOAPX,NOLONG,386 */
        {I_LES, 2, {REG_GPR|BITS32|RN_L16,MEMORY|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+71919, 305, 1774},
};

static const struct itemplate instrux_LFS[3] = {
    /*   0 : LFS reg16,mem16 [rm:       o16 0f b4 /r                      ] SM0-1,386 */
        /* 320 355 001(b4) 110 : SM0,SM1,386 */
        {I_LFS, 2, {REG_GPR|BITS16,MEMORY|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67539, 13, 1775},
    /*   1 : LFS reg32,mem32 [rm:       o32 0f b4 /r                      ] SM0-1,386 */
        /* 321 355 001(b4) 110 : SM0,SM1,386 */
        {I_LFS, 2, {REG_GPR|BITS32,MEMORY|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+67545, 13, 1776},
    /*   2 : LFS reg64,mem64 [rm:       o64 0f b4 /r                      ] SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(b4) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_LFS, 2, {REG_GPR|BITS64,MEMORY|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+67551, 14, 1777},
};

static const struct itemplate instrux_LGS[3] = {
    /*   0 : LGS reg16,mem16 [rm:       o16 0f b5 /r                      ] SM0-1,386 */
        /* 320 355 001(b5) 110 : SM0,SM1,386 */
        {I_LGS, 2, {REG_GPR|BITS16,MEMORY|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67557, 13, 1778},
    /*   1 : LGS reg32,mem32 [rm:       o32 0f b5 /r                      ] SM0-1,386 */
        /* 321 355 001(b5) 110 : SM0,SM1,386 */
        {I_LGS, 2, {REG_GPR|BITS32,MEMORY|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+67563, 13, 1779},
    /*   2 : LGS reg64,mem64 [rm:       o64 0f b5 /r                      ] SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(b5) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_LGS, 2, {REG_GPR|BITS64,MEMORY|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+67569, 14, 1780},
};

static const struct itemplate instrux_LSS[3] = {
    /*   0 : LSS reg16,mem16 [rm:       o16 0f b2 /r                      ] SM0-1,386 */
        /* 320 355 001(b2) 110 : SM0,SM1,386 */
        {I_LSS, 2, {REG_GPR|BITS16,MEMORY|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67575, 13, 1781},
    /*   1 : LSS reg32,mem32 [rm:       o32 0f b2 /r                      ] SM0-1,386 */
        /* 321 355 001(b2) 110 : SM0,SM1,386 */
        {I_LSS, 2, {REG_GPR|BITS32,MEMORY|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+67581, 13, 1782},
    /*   2 : LSS reg64,mem64 [rm:       o64 0f b2 /r                      ] SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(b2) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_LSS, 2, {REG_GPR|BITS64,MEMORY|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+67587, 14, 1783},
};

static const struct itemplate instrux_PUSH[21] = {
    /*   0 : PUSH reg_es [-:        06                                ] NOREX,NOAPX,NOLONG,8086 */
        /* 001(06) : NOREX,NOAPX,NOLONG,8086 */
        {I_PUSH, 1, {REG_ES|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72865, 225, 1785},
    /*   1 : PUSH reg_cs [-:        0e                                ] NOREX,NOAPX,NOLONG,8086 */
        /* 001(0e) : NOREX,NOAPX,NOLONG,8086 */
        {I_PUSH, 1, {REG_CS|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73073, 225, 1786},
    /*   2 : PUSH reg_ss [-:        16                                ] NOREX,NOAPX,NOLONG,8086 */
        /* 001(16) : NOREX,NOAPX,NOLONG,8086 */
        {I_PUSH, 1, {REG_SS|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+29251, 225, 1787},
    /*   3 : PUSH reg_ds [-:        1e                                ] NOREX,NOAPX,NOLONG,8086 */
        /* 001(1e) : NOREX,NOAPX,NOLONG,8086 */
        {I_PUSH, 1, {REG_DS|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+29395, 225, 1788},
    /*   4 : PUSH reg_fs [-:        0f a0                             ] 386 */
        /* 355 001(a0) : 386 */
        {I_PUSH, 1, {REG_FS,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72936, 3, 1789},
    /*   5 : PUSH reg_gs [-:        0f a8                             ] 386 */
        /* 355 001(a8) : 386 */
        {I_PUSH, 1, {REG_GS,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72940, 3, 1790},
    /*   6 : PUSH reg16 [r:        nw o16 50+r                       ] 8086 */
        /* 327 320 010 120 : NWSIZE,8086 */
        {I_PUSH, 1, {REG_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72309, 233, 2173},
    /*   7 : PUSH reg32 [r:        nw o32 50+r                       ] 386 */
        /* 327 321 010 120 : NWSIZE,386 */
        {I_PUSH, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72314, 234, 2174},
    /*   8 : PUSH reg64 [r:        nw o64 50+r                       ] LONG,PROT,X86_64 */
        /* 327 324 010 120 : NWSIZE,LONG,PROT,X86_64 */
        {I_PUSH, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72319, 235, 2175},
    /*   9 : PUSH rm16 [m:        nw o16 ff /6                      ] AR0,OSIZE,8086 */
        /* 327 320 001(ff) 206 : AR0,NWSIZE,OSIZE,8086 */
        {I_PUSH, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67917, 338, 2176},
    /*  10 : PUSH rm32 [m:        nw o32 ff /6                      ] AR0,OSIZE,386 */
        /* 327 321 001(ff) 206 : AR0,NWSIZE,OSIZE,386 */
        {I_PUSH, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67923, 204, 2177},
    /*  11 : PUSH rm64 [m:        nw o64 ff /6                      ] AR0,OSIZE,LONG,PROT,X86_64 */
        /* 327 324 001(ff) 206 : AR0,NWSIZE,OSIZE,LONG,PROT,X86_64 */
        {I_PUSH, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67929, 205, 2178},
    /*  12 : PUSH imm8 [i:        nw osz 6a ib,s                    ] ND,AR0,SX,186 */
        /* 327 330 001(6a) 274 : AR0,NWSIZE,SX,186 */
        {I_PUSH, 1, {IMM_NORMAL|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67935, 339, 2179},
    /*  13 : PUSH sbyteword16 [i:        nw o16 6a ib,s                    ] AR0,OSIZE,186 */
        /* 327 320 001(6a) 274 : AR0,NWSIZE,OSIZE,186 */
        {I_PUSH, 1, {SBYTEWORD|BITS16|IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67941, 340, 2180},
    /*  14 : PUSH sbytedword32 [i:        nw o32 6a ib,s                    ] AR0,OSIZE,386 */
        /* 327 321 001(6a) 274 : AR0,NWSIZE,OSIZE,386 */
        {I_PUSH, 1, {SBYTEDWORD|BITS32|IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67947, 204, 2181},
    /*  15 : PUSH sbytedword64 [i:        nw o64 6a ib,s                    ] AR0,OSIZE,LONG,386,X86_64 */
        /* 327 324 001(6a) 274 : AR0,NWSIZE,OSIZE,LONG,PROT,X86_64 */
        {I_PUSH, 1, {SBYTEDWORD|BITS64|IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67953, 205, 2182},
    /*  16 : PUSH imm16 [i:        nw o16 68 iw                      ] AR0,OSIZE,186 */
        /* 327 320 001(68) 030 : AR0,NWSIZE,OSIZE,186 */
        {I_PUSH, 1, {IMM_NORMAL|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67959, 340, 2183},
    /*  17 : PUSH imm32 [i:        nw o32 68 id                      ] AR0,OSIZE,NOREX,NOAPX,NOLONG,386 */
        /* 327 321 001(68) 040 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,386 */
        {I_PUSH, 1, {IMM_NORMAL|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67965, 214, 2184},
    /*  18 : PUSH sdword64 [i:        nw o64 68 id,s                    ] AR0,OSIZE,LONG,386,X86_64 */
        /* 327 324 001(68) 254 : AR0,NWSIZE,OSIZE,LONG,PROT,X86_64 */
        {I_PUSH, 1, {SDWORD|BITS64|IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67971, 205, 2185},
    /*  19 : PUSH reg64,reg64 [vm:       o64nw evex.nd1.l0.np.m4.w0 ff /6  ] ND,LONG,PROT,APX,X86_64 */
        /* 323 240(f4 7c 18) 300 001(ff) 216 : NWSIZE,LONG,EVEX,PROT,APX,X86_64 */
        {I_PUSH, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+13063, 344, 2221},
    /*  20 : PUSH reg64:reg64 [vm:       o64nw evex.nd1.l0.np.m4.w0 ff /6  ] ND,LONG,PROT,APX,X86_64 */
        /* 323 240(f4 7c 18) 300 001(ff) 216 : NWSIZE,LONG,EVEX,PROT,APX,X86_64 */
        {I_PUSH, 2, {REG_GPR|BITS64|COLON,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+13063, 344, 2222},
};

static const struct itemplate instrux_POP[14] = {
    /*   0 : POP reg_es [-:        07                                ] NOREX,NOAPX,NOLONG,8086 */
        /* 001(07) : NOREX,NOAPX,NOLONG,8086 */
        {I_POP, 1, {REG_ES|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72773, 225, 1792},
    /*   1 : POP reg_cs [-:        m0 0f                             ] ND,NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,8086 */
        /* 001(0f) : NOREX,NOAPX,NOLONG,UNDOC,OBSOLETE,8086 */
        {I_POP, 1, {REG_CS|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+29143, 306, 1793},
    /*   2 : POP reg_ss [-:        17                                ] NOREX,NOAPX,NOLONG,8086 */
        /* 001(17) : NOREX,NOAPX,NOLONG,8086 */
        {I_POP, 1, {REG_SS|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+29269, 225, 1794},
    /*   3 : POP reg_ds [-:        1f                                ] NOREX,NOAPX,NOLONG,8086 */
        /* 001(1f) : NOREX,NOAPX,NOLONG,8086 */
        {I_POP, 1, {REG_DS|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+29413, 225, 1795},
    /*   4 : POP reg_fs [-:        0f a1                             ] 386 */
        /* 355 001(a1) : 386 */
        {I_POP, 1, {REG_FS,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72944, 3, 1796},
    /*   5 : POP reg_gs [-:        0f a9                             ] 386 */
        /* 355 001(a9) : 386 */
        {I_POP, 1, {REG_GS,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72948, 3, 1797},
    /*   6 : POP reg16 [r:        nw o16 58+r                       ] 8086 */
        /* 327 320 010 130 : NWSIZE,8086 */
        {I_POP, 1, {REG_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72324, 233, 2187},
    /*   7 : POP reg32 [r:        nw o32 58+r                       ] 386 */
        /* 327 321 010 130 : NWSIZE,386 */
        {I_POP, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72329, 234, 2188},
    /*   8 : POP reg64 [r:        nw o64 58+r                       ] LONG,PROT,X86_64 */
        /* 327 324 010 130 : NWSIZE,LONG,PROT,X86_64 */
        {I_POP, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72334, 235, 2189},
    /*   9 : POP rm16 [m:        nw o16 8f /0                      ] AR0,OSIZE,8086 */
        /* 327 320 001(8f) 200 : AR0,NWSIZE,OSIZE,8086 */
        {I_POP, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67977, 338, 2190},
    /*  10 : POP rm32 [m:        nw o32 8f /0                      ] AR0,OSIZE,386 */
        /* 327 321 001(8f) 200 : AR0,NWSIZE,OSIZE,386 */
        {I_POP, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67983, 204, 2191},
    /*  11 : POP rm64 [m:        nw o64 8f /0                      ] AR0,OSIZE,LONG,PROT,X86_64 */
        /* 327 324 001(8f) 200 : AR0,NWSIZE,OSIZE,LONG,PROT,X86_64 */
        {I_POP, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67989, 205, 2192},
    /*  12 : POP reg64,reg64 [vm:       o64nw evex.nd1.l0.np.m4.w0 8f /0  ] ND,LONG,PROT,APX,X86_64 */
        /* 323 240(f4 7c 18) 300 001(8f) 210 : NWSIZE,LONG,EVEX,PROT,APX,X86_64 */
        {I_POP, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+13083, 344, 2230},
    /*  13 : POP reg64:reg64 [mv:       o64nw evex.nd1.l0.np.m4.w0 8f /0  ] ND,LONG,PROT,APX,X86_64 */
        /* 323 241(f4 7c 18) 300 001(8f) 200 : NWSIZE,LONG,EVEX,PROT,APX,X86_64 */
        {I_POP, 2, {REG_GPR|BITS64|COLON,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+13093, 344, 2231},
};

static const struct itemplate instrux_RDFSBASE[2] = {
    /*   0 : RDFSBASE reg32 [m:        w0 f3 0f ae /0                    ] LONG,PROT,X86_64 */
        /* 317 333 355 001(ae) 200 : LONG,PROT,X86_64 */
        {I_RDFSBASE, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57112, 24, 1799},
    /*   1 : RDFSBASE reg64 [m:        w1 f3 0f ae /0                    ] LONG,PROT,X86_64 */
        /* 324 333 355 001(ae) 200 : LONG,PROT,X86_64 */
        {I_RDFSBASE, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57119, 24, 1800},
};

static const struct itemplate instrux_RDGSBASE[2] = {
    /*   0 : RDGSBASE reg32 [m:        w0 f3 0f ae /1                    ] LONG,PROT,X86_64 */
        /* 317 333 355 001(ae) 201 : LONG,PROT,X86_64 */
        {I_RDGSBASE, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57126, 24, 1801},
    /*   1 : RDGSBASE reg64 [m:        w1 f3 0f ae /1                    ] LONG,PROT,X86_64 */
        /* 324 333 355 001(ae) 201 : LONG,PROT,X86_64 */
        {I_RDGSBASE, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57133, 24, 1802},
};

static const struct itemplate instrux_WRFSBASE[2] = {
    /*   0 : WRFSBASE reg32 [m:        w0 f3 0f ae /2                    ] LONG,PROT,X86_64 */
        /* 317 333 355 001(ae) 202 : LONG,PROT,X86_64 */
        {I_WRFSBASE, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57140, 24, 1803},
    /*   1 : WRFSBASE reg64 [m:        w1 f3 0f ae /2                    ] LONG,PROT,X86_64 */
        /* 324 333 355 001(ae) 202 : LONG,PROT,X86_64 */
        {I_WRFSBASE, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57147, 24, 1804},
};

static const struct itemplate instrux_WRGSBASE[2] = {
    /*   0 : WRGSBASE reg32 [m:        w0 f3 0f ae /3                    ] LONG,PROT,X86_64 */
        /* 317 333 355 001(ae) 203 : LONG,PROT,X86_64 */
        {I_WRGSBASE, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57154, 24, 1805},
    /*   1 : WRGSBASE reg64 [m:        w1 f3 0f ae /3                    ] LONG,PROT,X86_64 */
        /* 324 333 355 001(ae) 203 : LONG,PROT,X86_64 */
        {I_WRGSBASE, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57161, 24, 1806},
};

static const struct itemplate instrux_ARPL[2] = {
    /*   0 : ARPL rm16,reg16 [mr:       optw o16 63 /r                    ] SM0-1,NOREX,NOAPX,NOLONG,FL,PROT,286 */
        /* 336 320 001(63) 101 : SM0,SM1,NOREX,NOAPX,NOLONG,FL,PROT,286 */
        {I_ARPL, 2, {RM_GPR|BITS16|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67593, 307, 1808},
    /*   1 : ARPL rm16,reg32 [mr:       optw o32 63 /r                    ] SM0-1,NOREX,NOAPX,NOLONG,FL,PROT,386 */
        /* 336 321 001(63) 101 : SM0,SM1,NOREX,NOAPX,NOLONG,FL,PROT,386 */
        {I_ARPL, 2, {RM_GPR|BITS16|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+67599, 308, 1809},
};

static const struct itemplate instrux_LAR[3] = {
    /*   0 : LAR reg16,rm_sel [rm:       o16 0f 02 /r                      ] FL,PROT,286 */
        /* 320 355 001(02) 110 : FL,PROT,286 */
        {I_LAR, 2, {REG_GPR|BITS16,RM_SEL,0,0,0}, NO_DECORATOR, nasm_bytecodes+67605, 309, 1810},
    /*   1 : LAR reg32,rm_sel [rm:       optd o32 0f 02 /r                 ] FL,PROT,386 */
        /* 337 321 355 001(02) 110 : FL,PROT,386 */
        {I_LAR, 2, {REG_GPR|BITS32,RM_SEL,0,0,0}, NO_DECORATOR, nasm_bytecodes+57168, 310, 1811},
    /*   2 : LAR reg64,rm_sel [rm:       optd o64 0f 02 /r                 ] LONG,FL,PROT,X86_64 */
        /* 337 324 355 001(02) 110 : LONG,FL,PROT,X86_64 */
        {I_LAR, 2, {REG_GPR|BITS64,RM_SEL,0,0,0}, NO_DECORATOR, nasm_bytecodes+57175, 58, 1812},
};

static const struct itemplate instrux_LSL[3] = {
    /*   0 : LSL reg16,rm_sel [rm:       o16 0f 03 /r                      ] PROT,286 */
        /* 320 355 001(03) 110 : PROT,286 */
        {I_LSL, 2, {REG_GPR|BITS16,RM_SEL,0,0,0}, NO_DECORATOR, nasm_bytecodes+67611, 311, 1813},
    /*   1 : LSL reg32,rm_sel [rm:       optd o32 0f 03 /r                 ] PROT,386 */
        /* 337 321 355 001(03) 110 : PROT,386 */
        {I_LSL, 2, {REG_GPR|BITS32,RM_SEL,0,0,0}, NO_DECORATOR, nasm_bytecodes+57182, 312, 1814},
    /*   2 : LSL reg64,rm_sel [rm:       optd o64 0f 03 /r                 ] LONG,PROT,X86_64 */
        /* 337 324 355 001(03) 110 : LONG,PROT,X86_64 */
        {I_LSL, 2, {REG_GPR|BITS64,RM_SEL,0,0,0}, NO_DECORATOR, nasm_bytecodes+57189, 24, 1815},
};

static const struct itemplate instrux_VERR[1] = {
    /*   0 : VERR rm_sel [m:        0f 00 /4                          ] FL,PROT,286 */
        /* 355 001(00) 204 : FL,PROT,286 */
        {I_VERR, 1, {RM_SEL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71924, 309, 1817},
};

static const struct itemplate instrux_VERW[1] = {
    /*   0 : VERW rm_sel [m:        0f 00 /5                          ] FL,PROT,286 */
        /* 355 001(00) 205 : FL,PROT,286 */
        {I_VERW, 1, {RM_SEL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71929, 309, 1818},
};

static const struct itemplate instrux_SWAPGS[1] = {
    /*   0 : SWAPGS void [          0f 01 f8                          ] LONG,PROT,X86_64 */
        /* 355 002(01 f8) : LONG,PROT,X86_64 */
        {I_SWAPGS, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71934, 24, 1821},
};

static const struct itemplate instrux_LKGS[1] = {
    /*   0 : LKGS rm_sel [m:        f2 0f 00 /6                       ] LONG,PRIV,PROT,LKGS,X86_64 */
        /* 332 355 001(00) 206 : LONG,PRIV,PROT,LKGS,X86_64 */
        {I_LKGS, 1, {RM_SEL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67617, 313, 1822},
};

static const struct itemplate instrux_LGDT[3] = {
    /*   0 : LGDT mem16 [m:        nw o16 0f 01 /2                   ] AR0,OSIZE,PRIV,286 */
        /* 327 320 355 001(01) 202 : AR0,NWSIZE,OSIZE,PRIV,286 */
        {I_LGDT, 1, {MEMORY|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57196, 314, 1824},
    /*   1 : LGDT mem32 [m:        nw o32 0f 01 /2                   ] AR0,OSIZE,PRIV,386 */
        /* 327 321 355 001(01) 202 : AR0,NWSIZE,OSIZE,PRIV,386 */
        {I_LGDT, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57203, 315, 1825},
    /*   2 : LGDT mem64 [m:        nw o64 0f 01 /2                   ] AR0,OSIZE,LONG,PRIV,386,X86_64 */
        /* 327 324 355 001(01) 202 : AR0,NWSIZE,OSIZE,LONG,PRIV,PROT,X86_64 */
        {I_LGDT, 1, {MEMORY|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57210, 316, 1826},
};

static const struct itemplate instrux_LIDT[3] = {
    /*   0 : LIDT mem16 [m:        nw o16 0f 01 /3                   ] AR0,OSIZE,PRIV,286 */
        /* 327 320 355 001(01) 203 : AR0,NWSIZE,OSIZE,PRIV,286 */
        {I_LIDT, 1, {MEMORY|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57217, 314, 1827},
    /*   1 : LIDT mem32 [m:        nw o32 0f 01 /3                   ] AR0,OSIZE,PRIV,386 */
        /* 327 321 355 001(01) 203 : AR0,NWSIZE,OSIZE,PRIV,386 */
        {I_LIDT, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57224, 315, 1828},
    /*   2 : LIDT mem64 [m:        nw o64 0f 01 /3                   ] AR0,OSIZE,LONG,PRIV,386,X86_64 */
        /* 327 324 355 001(01) 203 : AR0,NWSIZE,OSIZE,LONG,PRIV,PROT,X86_64 */
        {I_LIDT, 1, {MEMORY|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57231, 316, 1829},
};

static const struct itemplate instrux_LLDT[4] = {
    /*   0 : LLDT mem16 [m:        0f 00 /2                          ] PRIV,PROT,286 */
        /* 355 001(00) 202 : PRIV,PROT,286 */
        {I_LLDT, 1, {MEMORY|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57254, 317, 1830},
    /*   1 : LLDT reg16 [m:        optw o16 0f 00 /2                 ] PRIV,PROT,286 */
        /* 336 320 355 001(00) 202 : PRIV,PROT,286 */
        {I_LLDT, 1, {REG_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57238, 317, 1831},
    /*   2 : LLDT reg32 [m:        optw o32 0f 00 /2                 ] PRIV,PROT,386 */
        /* 336 321 355 001(00) 202 : PRIV,PROT,386 */
        {I_LLDT, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57245, 318, 1832},
    /*   3 : LLDT reg64 [m:        optw o64 0f 00 /2                 ] LONG,PRIV,PROT,386,X86_64 */
        /* 336 324 355 001(00) 202 : LONG,PRIV,PROT,X86_64 */
        {I_LLDT, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57252, 319, 1833},
};

static const struct itemplate instrux_LTR[4] = {
    /*   0 : LTR mem16 [m:        0f 00 /3                          ] PRIV,PROT,286 */
        /* 355 001(00) 203 : PRIV,PROT,286 */
        {I_LTR, 1, {MEMORY|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57275, 317, 1834},
    /*   1 : LTR reg16 [m:        optw o16 0f 00 /3                 ] PRIV,PROT,286 */
        /* 336 320 355 001(00) 203 : PRIV,PROT,286 */
        {I_LTR, 1, {REG_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57259, 317, 1835},
    /*   2 : LTR reg32 [m:        optw o32 0f 00 /3                 ] PRIV,PROT,386 */
        /* 336 321 355 001(00) 203 : PRIV,PROT,386 */
        {I_LTR, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57266, 318, 1836},
    /*   3 : LTR reg64 [m:        optw o64 0f 00 /3                 ] LONG,PRIV,PROT,386,X86_64 */
        /* 336 324 355 001(00) 203 : LONG,PRIV,PROT,X86_64 */
        {I_LTR, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57273, 319, 1837},
};

static const struct itemplate instrux_SGDT[3] = {
    /*   0 : SGDT mem16 [m:        nw o16 0f 01 /0                   ] AR0,OSIZE,286 */
        /* 327 320 355 001(01) 200 : AR0,NWSIZE,OSIZE,286 */
        {I_SGDT, 1, {MEMORY|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57280, 320, 1839},
    /*   1 : SGDT mem32 [m:        nw o32 0f 01 /0                   ] AR0,OSIZE,386 */
        /* 327 321 355 001(01) 200 : AR0,NWSIZE,OSIZE,386 */
        {I_SGDT, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57287, 204, 1840},
    /*   2 : SGDT mem64 [m:        nw o64 0f 01 /0                   ] AR0,OSIZE,LONG,386,X86_64 */
        /* 327 324 355 001(01) 200 : AR0,NWSIZE,OSIZE,LONG,PROT,X86_64 */
        {I_SGDT, 1, {MEMORY|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57294, 205, 1841},
};

static const struct itemplate instrux_SIDT[3] = {
    /*   0 : SIDT mem16 [m:        nw o16 0f 01 /1                   ] AR0,OSIZE,286 */
        /* 327 320 355 001(01) 201 : AR0,NWSIZE,OSIZE,286 */
        {I_SIDT, 1, {MEMORY|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57301, 320, 1842},
    /*   1 : SIDT mem32 [m:        nw o32 0f 01 /1                   ] AR0,OSIZE,386 */
        /* 327 321 355 001(01) 201 : AR0,NWSIZE,OSIZE,386 */
        {I_SIDT, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57308, 204, 1843},
    /*   2 : SIDT mem64 [m:        nw o64 0f 01 /1                   ] AR0,OSIZE,LONG,386,X86_64 */
        /* 327 324 355 001(01) 201 : AR0,NWSIZE,OSIZE,LONG,PROT,X86_64 */
        {I_SIDT, 1, {MEMORY|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57315, 205, 1844},
};

static const struct itemplate instrux_SLDT[4] = {
    /*   0 : SLDT mem16 [m:        0f 00 /0                          ] PROT,286 */
        /* 355 001(00) 200 : PROT,286 */
        {I_SLDT, 1, {MEMORY|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67624, 311, 1845},
    /*   1 : SLDT reg16 [m:        o16 0f 00 /0                      ] PROT,286 */
        /* 320 355 001(00) 200 : PROT,286 */
        {I_SLDT, 1, {REG_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67623, 311, 1846},
    /*   2 : SLDT reg32 [m:        optd o32 0f 00 /0                 ] PROT,386 */
        /* 337 321 355 001(00) 200 : PROT,386 */
        {I_SLDT, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57322, 312, 1847},
    /*   3 : SLDT reg64 [m:        optd o64 0f 00 /0                 ] LONG,PROT,386,X86_64 */
        /* 337 324 355 001(00) 200 : LONG,PROT,X86_64 */
        {I_SLDT, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57329, 24, 1848},
};

static const struct itemplate instrux_STR[4] = {
    /*   0 : STR mem16 [m:        0f 00 /1                          ] PROT,286 */
        /* 355 001(00) 201 : PROT,286 */
        {I_STR, 1, {MEMORY|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67630, 311, 1849},
    /*   1 : STR reg16 [m:        o16 0f 00 /1                      ] PROT,286 */
        /* 320 355 001(00) 201 : PROT,286 */
        {I_STR, 1, {REG_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67629, 311, 1850},
    /*   2 : STR reg32 [m:        optd o32 0f 00 /1                 ] PROT,386 */
        /* 337 321 355 001(00) 201 : PROT,386 */
        {I_STR, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57336, 312, 1851},
    /*   3 : STR reg64 [m:        optd o64 0f 00 /1                 ] LONG,PROT,386,X86_64 */
        /* 337 324 355 001(00) 201 : LONG,PROT,X86_64 */
        {I_STR, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57343, 24, 1852},
};

static const struct itemplate instrux_LOADALL[1] = {
    /*   0 : LOADALL void [          0f 07                             ] ND,UNDOC,OBSOLETE,386 */
        /* 355 001(07) : UNDOC,OBSOLETE,386 */
        {I_LOADALL, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72772, 321, 1854},
};

static const struct itemplate instrux_LOADALL286[1] = {
    /*   0 : LOADALL286 void [          0f 05                             ] ND,UNDOC,OBSOLETE,286 */
        /* 355 001(05) : UNDOC,OBSOLETE,286 */
        {I_LOADALL286, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72760, 322, 1855},
};

static const struct itemplate instrux_F2XM1[1] = {
    /*   0 : F2XM1 void [          d9 f0                             ] FPU,8086 */
        /* 002(d9 f0) : FPU,8086 */
        {I_F2XM1, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72952, 323, 1858},
};

static const struct itemplate instrux_FABS[1] = {
    /*   0 : FABS void [          d9 e1                             ] FPU,8086 */
        /* 002(d9 e1) : FPU,8086 */
        {I_FABS, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72956, 323, 1859},
};

static const struct itemplate instrux_FADD[7] = {
    /*   0 : FADD mem32 [m:        d8 /0                             ] FPU,8086 */
        /* 001(d8) 200 : FPU,8086 */
        {I_FADD, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69953, 323, 1860},
    /*   1 : FADD mem64 [m:        dc /0                             ] FPU,8086 */
        /* 001(dc) 200 : FPU,8086 */
        {I_FADD, 1, {MEMORY|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72960, 323, 1861},
    /*   2 : FADD fpureg|to [r:        dc c0+r                           ] FPU,8086 */
        /* 001(dc) 010 300 : FPU,8086 */
        {I_FADD, 1, {FPUREG|TO,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71939, 323, 1862},
    /*   3 : FADD fpureg [r:        d8 c0+r                           ] FPU,8086 */
        /* 001(d8) 010 300 : FPU,8086 */
        {I_FADD, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71944, 323, 1863},
    /*   4 : FADD fpureg,fpu0 [r-:       dc c0+r                           ] FPU,8086 */
        /* 001(dc) 010 300 : FPU,8086 */
        {I_FADD, 2, {FPUREG,FPUREG|RN_ZERO,0,0,0}, NO_DECORATOR, nasm_bytecodes+71939, 323, 1864},
    /*   5 : FADD fpu0,fpureg [-r:       d8 c0+r                           ] FPU,8086 */
        /* 001(d8) 011 300 : FPU,8086 */
        {I_FADD, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+71949, 323, 1865},
    /*   6 : FADD void [          de c1                             ] ND,FPU,8086 */
        /* 002(de c1) : FPU,8086 */
        {I_FADD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72964, 323, 1866},
};

static const struct itemplate instrux_FADDP[3] = {
    /*   0 : FADDP fpureg [r:        de c0+r                           ] FPU,8086 */
        /* 001(de) 010 300 : FPU,8086 */
        {I_FADDP, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71954, 323, 1867},
    /*   1 : FADDP fpureg,fpu0 [r-:       de c0+r                           ] FPU,8086 */
        /* 001(de) 010 300 : FPU,8086 */
        {I_FADDP, 2, {FPUREG,FPUREG|RN_ZERO,0,0,0}, NO_DECORATOR, nasm_bytecodes+71954, 323, 1868},
    /*   2 : FADDP void [          de c1                             ] ND,FPU,8086 */
        /* 002(de c1) : FPU,8086 */
        {I_FADDP, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72964, 323, 1869},
};

static const struct itemplate instrux_FBLD[2] = {
    /*   0 : FBLD mem80 [m:        df /4                             ] FPU,8086 */
        /* 001(df) 204 : FPU,8086 */
        {I_FBLD, 1, {MEMORY|BITS80,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72968, 323, 1870},
    /*   1 : FBLD mem [m:        df /4                             ] FPU,8086 */
        /* 001(df) 204 : FPU,8086 */
        {I_FBLD, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72968, 323, 1871},
};

static const struct itemplate instrux_FBSTP[2] = {
    /*   0 : FBSTP mem80 [m:        df /6                             ] FPU,8086 */
        /* 001(df) 206 : FPU,8086 */
        {I_FBSTP, 1, {MEMORY|BITS80,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72972, 323, 1872},
    /*   1 : FBSTP mem [m:        df /6                             ] FPU,8086 */
        /* 001(df) 206 : FPU,8086 */
        {I_FBSTP, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72972, 323, 1873},
};

static const struct itemplate instrux_FCHS[1] = {
    /*   0 : FCHS void [          d9 e0                             ] FPU,8086 */
        /* 002(d9 e0) : FPU,8086 */
        {I_FCHS, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72976, 323, 1874},
};

static const struct itemplate instrux_FCLEX[1] = {
    /*   0 : FCLEX void [          wait db e2                        ] FPU,8086 */
        /* 341 002(db e2) : FPU,8086 */
        {I_FCLEX, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71959, 323, 1875},
};

static const struct itemplate instrux_FCMOVB[3] = {
    /*   0 : FCMOVB fpureg [r:        da c0+r                           ] FPU,P6 */
        /* 001(da) 010 300 : FPU,P6 */
        {I_FCMOVB, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71964, 324, 1876},
    /*   1 : FCMOVB fpu0,fpureg [-r:       da c0+r                           ] FPU,P6 */
        /* 001(da) 011 300 : FPU,P6 */
        {I_FCMOVB, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+71969, 324, 1877},
    /*   2 : FCMOVB void [          da c1                             ] ND,FPU,P6 */
        /* 002(da c1) : FPU,P6 */
        {I_FCMOVB, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72980, 324, 1878},
};

static const struct itemplate instrux_FCMOVBE[3] = {
    /*   0 : FCMOVBE fpureg [r:        da d0+r                           ] FPU,P6 */
        /* 001(da) 010 320 : FPU,P6 */
        {I_FCMOVBE, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71974, 324, 1879},
    /*   1 : FCMOVBE fpu0,fpureg [-r:       da d0+r                           ] FPU,P6 */
        /* 001(da) 011 320 : FPU,P6 */
        {I_FCMOVBE, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+71979, 324, 1880},
    /*   2 : FCMOVBE void [          da d1                             ] ND,FPU,P6 */
        /* 002(da d1) : FPU,P6 */
        {I_FCMOVBE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72984, 324, 1881},
};

static const struct itemplate instrux_FCMOVE[3] = {
    /*   0 : FCMOVE fpureg [r:        da c8+r                           ] FPU,P6 */
        /* 001(da) 010 310 : FPU,P6 */
        {I_FCMOVE, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71984, 324, 1882},
    /*   1 : FCMOVE fpu0,fpureg [-r:       da c8+r                           ] FPU,P6 */
        /* 001(da) 011 310 : FPU,P6 */
        {I_FCMOVE, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+71989, 324, 1883},
    /*   2 : FCMOVE void [          da c9                             ] ND,FPU,P6 */
        /* 002(da c9) : FPU,P6 */
        {I_FCMOVE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72988, 324, 1884},
};

static const struct itemplate instrux_FCMOVNB[3] = {
    /*   0 : FCMOVNB fpureg [r:        db c0+r                           ] FPU,P6 */
        /* 001(db) 010 300 : FPU,P6 */
        {I_FCMOVNB, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71994, 324, 1885},
    /*   1 : FCMOVNB fpu0,fpureg [-r:       db c0+r                           ] FPU,P6 */
        /* 001(db) 011 300 : FPU,P6 */
        {I_FCMOVNB, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+71999, 324, 1886},
    /*   2 : FCMOVNB void [          db c1                             ] ND,FPU,P6 */
        /* 002(db c1) : FPU,P6 */
        {I_FCMOVNB, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72992, 324, 1887},
};

static const struct itemplate instrux_FCMOVNBE[3] = {
    /*   0 : FCMOVNBE fpureg [r:        db d0+r                           ] FPU,P6 */
        /* 001(db) 010 320 : FPU,P6 */
        {I_FCMOVNBE, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72004, 324, 1888},
    /*   1 : FCMOVNBE fpu0,fpureg [-r:       db d0+r                           ] FPU,P6 */
        /* 001(db) 011 320 : FPU,P6 */
        {I_FCMOVNBE, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+72009, 324, 1889},
    /*   2 : FCMOVNBE void [          db d1                             ] ND,FPU,P6 */
        /* 002(db d1) : FPU,P6 */
        {I_FCMOVNBE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72996, 324, 1890},
};

static const struct itemplate instrux_FCMOVNE[3] = {
    /*   0 : FCMOVNE fpureg [r:        db c8+r                           ] FPU,P6 */
        /* 001(db) 010 310 : FPU,P6 */
        {I_FCMOVNE, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72014, 324, 1891},
    /*   1 : FCMOVNE fpu0,fpureg [-r:       db c8+r                           ] FPU,P6 */
        /* 001(db) 011 310 : FPU,P6 */
        {I_FCMOVNE, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+72019, 324, 1892},
    /*   2 : FCMOVNE void [          db c9                             ] ND,FPU,P6 */
        /* 002(db c9) : FPU,P6 */
        {I_FCMOVNE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73000, 324, 1893},
};

static const struct itemplate instrux_FCMOVNU[3] = {
    /*   0 : FCMOVNU fpureg [r:        db d8+r                           ] FPU,P6 */
        /* 001(db) 010 330 : FPU,P6 */
        {I_FCMOVNU, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72024, 324, 1894},
    /*   1 : FCMOVNU fpu0,fpureg [-r:       db d8+r                           ] FPU,P6 */
        /* 001(db) 011 330 : FPU,P6 */
        {I_FCMOVNU, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+72029, 324, 1895},
    /*   2 : FCMOVNU void [          db d9                             ] ND,FPU,P6 */
        /* 002(db d9) : FPU,P6 */
        {I_FCMOVNU, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73004, 324, 1896},
};

static const struct itemplate instrux_FCMOVU[3] = {
    /*   0 : FCMOVU fpureg [r:        da d8+r                           ] FPU,P6 */
        /* 001(da) 010 330 : FPU,P6 */
        {I_FCMOVU, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72034, 324, 1897},
    /*   1 : FCMOVU fpu0,fpureg [-r:       da d8+r                           ] FPU,P6 */
        /* 001(da) 011 330 : FPU,P6 */
        {I_FCMOVU, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+72039, 324, 1898},
    /*   2 : FCMOVU void [          da d9                             ] ND,FPU,P6 */
        /* 002(da d9) : FPU,P6 */
        {I_FCMOVU, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73008, 324, 1899},
};

static const struct itemplate instrux_FCOM[5] = {
    /*   0 : FCOM mem32 [m:        d8 /2                             ] FPU,8086 */
        /* 001(d8) 202 : FPU,8086 */
        {I_FCOM, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69959, 323, 1900},
    /*   1 : FCOM mem64 [m:        dc /2                             ] FPU,8086 */
        /* 001(dc) 202 : FPU,8086 */
        {I_FCOM, 1, {MEMORY|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73012, 323, 1901},
    /*   2 : FCOM fpureg [r:        d8 d0+r                           ] FPU,8086 */
        /* 001(d8) 010 320 : FPU,8086 */
        {I_FCOM, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72044, 323, 1902},
    /*   3 : FCOM fpu0,fpureg [-r:       d8 d0+r                           ] FPU,8086 */
        /* 001(d8) 011 320 : FPU,8086 */
        {I_FCOM, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+72049, 323, 1903},
    /*   4 : FCOM void [          d8 d1                             ] ND,FPU,8086 */
        /* 002(d8 d1) : FPU,8086 */
        {I_FCOM, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73016, 323, 1904},
};

static const struct itemplate instrux_FCOMI[3] = {
    /*   0 : FCOMI fpureg [r:        db f0+r                           ] FL,FPU,P6 */
        /* 001(db) 010 360 : FL,FPU,P6 */
        {I_FCOMI, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72054, 325, 1905},
    /*   1 : FCOMI fpu0,fpureg [-r:       db f0+r                           ] FL,FPU,P6 */
        /* 001(db) 011 360 : FL,FPU,P6 */
        {I_FCOMI, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+72059, 325, 1906},
    /*   2 : FCOMI void [          db f1                             ] ND,FL,FPU,P6 */
        /* 002(db f1) : FL,FPU,P6 */
        {I_FCOMI, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73020, 325, 1907},
};

static const struct itemplate instrux_FCOMIP[3] = {
    /*   0 : FCOMIP fpureg [r:        df f0+r                           ] FL,FPU,P6 */
        /* 001(df) 010 360 : FL,FPU,P6 */
        {I_FCOMIP, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72064, 325, 1908},
    /*   1 : FCOMIP fpu0,fpureg [-r:       df f0+r                           ] FL,FPU,P6 */
        /* 001(df) 011 360 : FL,FPU,P6 */
        {I_FCOMIP, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+72069, 325, 1909},
    /*   2 : FCOMIP void [          df f1                             ] ND,FL,FPU,P6 */
        /* 002(df f1) : FL,FPU,P6 */
        {I_FCOMIP, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73024, 325, 1910},
};

static const struct itemplate instrux_FCOMP[5] = {
    /*   0 : FCOMP mem32 [m:        d8 /3                             ] FPU,8086 */
        /* 001(d8) 203 : FPU,8086 */
        {I_FCOMP, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69947, 323, 1911},
    /*   1 : FCOMP mem64 [m:        dc /3                             ] FPU,8086 */
        /* 001(dc) 203 : FPU,8086 */
        {I_FCOMP, 1, {MEMORY|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73028, 323, 1912},
    /*   2 : FCOMP fpureg [r:        d8 d8+r                           ] FPU,8086 */
        /* 001(d8) 010 330 : FPU,8086 */
        {I_FCOMP, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72074, 323, 1913},
    /*   3 : FCOMP fpu0,fpureg [-r:       d8 d8+r                           ] FPU,8086 */
        /* 001(d8) 011 330 : FPU,8086 */
        {I_FCOMP, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+72079, 323, 1914},
    /*   4 : FCOMP void [          d8 d9                             ] ND,FPU,8086 */
        /* 002(d8 d9) : FPU,8086 */
        {I_FCOMP, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73032, 323, 1915},
};

static const struct itemplate instrux_FCOMPP[1] = {
    /*   0 : FCOMPP void [          de d9                             ] FPU,8086 */
        /* 002(de d9) : FPU,8086 */
        {I_FCOMPP, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73036, 323, 1916},
};

static const struct itemplate instrux_FCOS[1] = {
    /*   0 : FCOS void [          d9 ff                             ] FPU,386 */
        /* 002(d9 ff) : FPU,386 */
        {I_FCOS, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73040, 326, 1917},
};

static const struct itemplate instrux_FDECSTP[1] = {
    /*   0 : FDECSTP void [          d9 f6                             ] FPU,8086 */
        /* 002(d9 f6) : FPU,8086 */
        {I_FDECSTP, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73044, 323, 1918},
};

static const struct itemplate instrux_FDISI[1] = {
    /*   0 : FDISI void [          wait db e1                        ] FPU,8086 */
        /* 341 002(db e1) : FPU,8086 */
        {I_FDISI, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72084, 323, 1919},
};

static const struct itemplate instrux_FDIV[7] = {
    /*   0 : FDIV mem32 [m:        d8 /6                             ] FPU,8086 */
        /* 001(d8) 206 : FPU,8086 */
        {I_FDIV, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73048, 323, 1920},
    /*   1 : FDIV mem64 [m:        dc /6                             ] FPU,8086 */
        /* 001(dc) 206 : FPU,8086 */
        {I_FDIV, 1, {MEMORY|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73052, 323, 1921},
    /*   2 : FDIV fpureg|to [r:        dc f8+r                           ] FPU,8086 */
        /* 001(dc) 010 370 : FPU,8086 */
        {I_FDIV, 1, {FPUREG|TO,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72089, 323, 1922},
    /*   3 : FDIV fpureg [r:        d8 f0+r                           ] FPU,8086 */
        /* 001(d8) 010 360 : FPU,8086 */
        {I_FDIV, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72094, 323, 1923},
    /*   4 : FDIV fpureg,fpu0 [r-:       dc f8+r                           ] FPU,8086 */
        /* 001(dc) 010 370 : FPU,8086 */
        {I_FDIV, 2, {FPUREG,FPUREG|RN_ZERO,0,0,0}, NO_DECORATOR, nasm_bytecodes+72089, 323, 1924},
    /*   5 : FDIV fpu0,fpureg [-r:       d8 f0+r                           ] FPU,8086 */
        /* 001(d8) 011 360 : FPU,8086 */
        {I_FDIV, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+72099, 323, 1925},
    /*   6 : FDIV void [          de f9                             ] ND,FPU,8086 */
        /* 002(de f9) : FPU,8086 */
        {I_FDIV, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73056, 323, 1926},
};

static const struct itemplate instrux_FDIVP[3] = {
    /*   0 : FDIVP fpureg [r:        de f8+r                           ] FPU,8086 */
        /* 001(de) 010 370 : FPU,8086 */
        {I_FDIVP, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72104, 323, 1927},
    /*   1 : FDIVP fpureg,fpu0 [r-:       de f8+r                           ] FPU,8086 */
        /* 001(de) 010 370 : FPU,8086 */
        {I_FDIVP, 2, {FPUREG,FPUREG|RN_ZERO,0,0,0}, NO_DECORATOR, nasm_bytecodes+72104, 323, 1928},
    /*   2 : FDIVP void [          de f9                             ] ND,FPU,8086 */
        /* 002(de f9) : FPU,8086 */
        {I_FDIVP, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73056, 323, 1929},
};

static const struct itemplate instrux_FDIVR[7] = {
    /*   0 : FDIVR mem32 [m:        d8 /7                             ] FPU,8086 */
        /* 001(d8) 207 : FPU,8086 */
        {I_FDIVR, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73060, 323, 1930},
    /*   1 : FDIVR mem64 [m:        dc /7                             ] FPU,8086 */
        /* 001(dc) 207 : FPU,8086 */
        {I_FDIVR, 1, {MEMORY|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73064, 323, 1931},
    /*   2 : FDIVR fpureg|to [r:        dc f0+r                           ] FPU,8086 */
        /* 001(dc) 010 360 : FPU,8086 */
        {I_FDIVR, 1, {FPUREG|TO,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72109, 323, 1932},
    /*   3 : FDIVR fpureg,fpu0 [r-:       dc f0+r                           ] FPU,8086 */
        /* 001(dc) 010 360 : FPU,8086 */
        {I_FDIVR, 2, {FPUREG,FPUREG|RN_ZERO,0,0,0}, NO_DECORATOR, nasm_bytecodes+72109, 323, 1933},
    /*   4 : FDIVR fpureg [r:        d8 f8+r                           ] FPU,8086 */
        /* 001(d8) 010 370 : FPU,8086 */
        {I_FDIVR, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72114, 323, 1934},
    /*   5 : FDIVR fpu0,fpureg [-r:       d8 f8+r                           ] FPU,8086 */
        /* 001(d8) 011 370 : FPU,8086 */
        {I_FDIVR, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+72119, 323, 1935},
    /*   6 : FDIVR void [          de f1                             ] ND,FPU,8086 */
        /* 002(de f1) : FPU,8086 */
        {I_FDIVR, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73068, 323, 1936},
};

static const struct itemplate instrux_FDIVRP[3] = {
    /*   0 : FDIVRP fpureg [r:        de f0+r                           ] FPU,8086 */
        /* 001(de) 010 360 : FPU,8086 */
        {I_FDIVRP, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72124, 323, 1937},
    /*   1 : FDIVRP fpureg,fpu0 [r-:       de f0+r                           ] FPU,8086 */
        /* 001(de) 010 360 : FPU,8086 */
        {I_FDIVRP, 2, {FPUREG,FPUREG|RN_ZERO,0,0,0}, NO_DECORATOR, nasm_bytecodes+72124, 323, 1938},
    /*   2 : FDIVRP void [          de f1                             ] ND,FPU,8086 */
        /* 002(de f1) : FPU,8086 */
        {I_FDIVRP, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73068, 323, 1939},
};

static const struct itemplate instrux_FEMMS[1] = {
    /*   0 : FEMMS void [          0f 0e                             ] 3DNOW,PENT */
        /* 355 001(0e) : 3DNOW,PENT */
        {I_FEMMS, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73072, 327, 1940},
};

static const struct itemplate instrux_FENI[1] = {
    /*   0 : FENI void [          wait db e0                        ] FPU,8086 */
        /* 341 002(db e0) : FPU,8086 */
        {I_FENI, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72129, 323, 1941},
};

static const struct itemplate instrux_FFREE[2] = {
    /*   0 : FFREE fpureg [r:        dd c0+r                           ] FPU,8086 */
        /* 001(dd) 010 300 : FPU,8086 */
        {I_FFREE, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72134, 323, 1942},
    /*   1 : FFREE void [          dd c1                             ] FPU,8086 */
        /* 002(dd c1) : FPU,8086 */
        {I_FFREE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73076, 323, 1943},
};

static const struct itemplate instrux_FFREEP[2] = {
    /*   0 : FFREEP fpureg [r:        df c0+r                           ] UNDOC,FPU,286 */
        /* 001(df) 010 300 : UNDOC,FPU,286 */
        {I_FFREEP, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72139, 328, 1944},
    /*   1 : FFREEP void [          df c1                             ] UNDOC,FPU,286 */
        /* 002(df c1) : UNDOC,FPU,286 */
        {I_FFREEP, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73080, 328, 1945},
};

static const struct itemplate instrux_FIADD[2] = {
    /*   0 : FIADD mem32 [m:        da /0                             ] FPU,8086 */
        /* 001(da) 200 : FPU,8086 */
        {I_FIADD, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73084, 323, 1946},
    /*   1 : FIADD mem16 [m:        de /0                             ] FPU,8086 */
        /* 001(de) 200 : FPU,8086 */
        {I_FIADD, 1, {MEMORY|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73088, 323, 1947},
};

static const struct itemplate instrux_FICOM[2] = {
    /*   0 : FICOM mem32 [m:        da /2                             ] FPU,8086 */
        /* 001(da) 202 : FPU,8086 */
        {I_FICOM, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73092, 323, 1948},
    /*   1 : FICOM mem16 [m:        de /2                             ] FPU,8086 */
        /* 001(de) 202 : FPU,8086 */
        {I_FICOM, 1, {MEMORY|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73096, 323, 1949},
};

static const struct itemplate instrux_FICOMP[2] = {
    /*   0 : FICOMP mem32 [m:        da /3                             ] FPU,8086 */
        /* 001(da) 203 : FPU,8086 */
        {I_FICOMP, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73100, 323, 1950},
    /*   1 : FICOMP mem16 [m:        de /3                             ] FPU,8086 */
        /* 001(de) 203 : FPU,8086 */
        {I_FICOMP, 1, {MEMORY|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73104, 323, 1951},
};

static const struct itemplate instrux_FIDIV[2] = {
    /*   0 : FIDIV mem32 [m:        da /6                             ] FPU,8086 */
        /* 001(da) 206 : FPU,8086 */
        {I_FIDIV, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73108, 323, 1952},
    /*   1 : FIDIV mem16 [m:        de /6                             ] FPU,8086 */
        /* 001(de) 206 : FPU,8086 */
        {I_FIDIV, 1, {MEMORY|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73112, 323, 1953},
};

static const struct itemplate instrux_FIDIVR[2] = {
    /*   0 : FIDIVR mem32 [m:        da /7                             ] FPU,8086 */
        /* 001(da) 207 : FPU,8086 */
        {I_FIDIVR, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73116, 323, 1954},
    /*   1 : FIDIVR mem16 [m:        de /7                             ] FPU,8086 */
        /* 001(de) 207 : FPU,8086 */
        {I_FIDIVR, 1, {MEMORY|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73120, 323, 1955},
};

static const struct itemplate instrux_FILD[3] = {
    /*   0 : FILD mem32 [m:        db /0                             ] FPU,8086 */
        /* 001(db) 200 : FPU,8086 */
        {I_FILD, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73124, 323, 1956},
    /*   1 : FILD mem16 [m:        df /0                             ] FPU,8086 */
        /* 001(df) 200 : FPU,8086 */
        {I_FILD, 1, {MEMORY|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73128, 323, 1957},
    /*   2 : FILD mem64 [m:        df /5                             ] FPU,8086 */
        /* 001(df) 205 : FPU,8086 */
        {I_FILD, 1, {MEMORY|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73132, 323, 1958},
};

static const struct itemplate instrux_FIMUL[2] = {
    /*   0 : FIMUL mem32 [m:        da /1                             ] FPU,8086 */
        /* 001(da) 201 : FPU,8086 */
        {I_FIMUL, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73136, 323, 1959},
    /*   1 : FIMUL mem16 [m:        de /1                             ] FPU,8086 */
        /* 001(de) 201 : FPU,8086 */
        {I_FIMUL, 1, {MEMORY|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73140, 323, 1960},
};

static const struct itemplate instrux_FINCSTP[1] = {
    /*   0 : FINCSTP void [          d9 f7                             ] FPU,8086 */
        /* 002(d9 f7) : FPU,8086 */
        {I_FINCSTP, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73144, 323, 1961},
};

static const struct itemplate instrux_FINIT[1] = {
    /*   0 : FINIT void [          wait db e3                        ] FPU,8086 */
        /* 341 002(db e3) : FPU,8086 */
        {I_FINIT, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72144, 323, 1962},
};

static const struct itemplate instrux_FIST[2] = {
    /*   0 : FIST mem32 [m:        db /2                             ] FPU,8086 */
        /* 001(db) 202 : FPU,8086 */
        {I_FIST, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73148, 323, 1963},
    /*   1 : FIST mem16 [m:        df /2                             ] FPU,8086 */
        /* 001(df) 202 : FPU,8086 */
        {I_FIST, 1, {MEMORY|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73152, 323, 1964},
};

static const struct itemplate instrux_FISTP[3] = {
    /*   0 : FISTP mem32 [m:        db /3                             ] FPU,8086 */
        /* 001(db) 203 : FPU,8086 */
        {I_FISTP, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73156, 323, 1965},
    /*   1 : FISTP mem16 [m:        df /3                             ] FPU,8086 */
        /* 001(df) 203 : FPU,8086 */
        {I_FISTP, 1, {MEMORY|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73160, 323, 1966},
    /*   2 : FISTP mem64 [m:        df /7                             ] FPU,8086 */
        /* 001(df) 207 : FPU,8086 */
        {I_FISTP, 1, {MEMORY|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73164, 323, 1967},
};

static const struct itemplate instrux_FISTTP[3] = {
    /*   0 : FISTTP mem16 [m:        df /1                             ] FPU,PRESCOTT */
        /* 001(df) 201 : FPU,PRESCOTT */
        {I_FISTTP, 1, {MEMORY|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73168, 329, 1968},
    /*   1 : FISTTP mem32 [m:        db /1                             ] FPU,PRESCOTT */
        /* 001(db) 201 : FPU,PRESCOTT */
        {I_FISTTP, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73172, 329, 1969},
    /*   2 : FISTTP mem64 [m:        dd /1                             ] FPU,PRESCOTT */
        /* 001(dd) 201 : FPU,PRESCOTT */
        {I_FISTTP, 1, {MEMORY|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73176, 329, 1970},
};

static const struct itemplate instrux_FISUB[2] = {
    /*   0 : FISUB mem32 [m:        da /4                             ] FPU,8086 */
        /* 001(da) 204 : FPU,8086 */
        {I_FISUB, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73180, 323, 1971},
    /*   1 : FISUB mem16 [m:        de /4                             ] FPU,8086 */
        /* 001(de) 204 : FPU,8086 */
        {I_FISUB, 1, {MEMORY|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73184, 323, 1972},
};

static const struct itemplate instrux_FISUBR[2] = {
    /*   0 : FISUBR mem32 [m:        da /5                             ] FPU,8086 */
        /* 001(da) 205 : FPU,8086 */
        {I_FISUBR, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73188, 323, 1973},
    /*   1 : FISUBR mem16 [m:        de /5                             ] FPU,8086 */
        /* 001(de) 205 : FPU,8086 */
        {I_FISUBR, 1, {MEMORY|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73192, 323, 1974},
};

static const struct itemplate instrux_FLD[5] = {
    /*   0 : FLD mem32 [m:        d9 /0                             ] FPU,8086 */
        /* 001(d9) 200 : FPU,8086 */
        {I_FLD, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73196, 323, 1975},
    /*   1 : FLD mem64 [m:        dd /0                             ] FPU,8086 */
        /* 001(dd) 200 : FPU,8086 */
        {I_FLD, 1, {MEMORY|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73200, 323, 1976},
    /*   2 : FLD mem80 [m:        db /5                             ] FPU,8086 */
        /* 001(db) 205 : FPU,8086 */
        {I_FLD, 1, {MEMORY|BITS80,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73204, 323, 1977},
    /*   3 : FLD fpureg [r:        d9 c0+r                           ] FPU,8086 */
        /* 001(d9) 010 300 : FPU,8086 */
        {I_FLD, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72149, 323, 1978},
    /*   4 : FLD void [          d9 c1                             ] ND,FPU,8086 */
        /* 002(d9 c1) : FPU,8086 */
        {I_FLD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73208, 323, 1979},
};

static const struct itemplate instrux_FLD1[1] = {
    /*   0 : FLD1 void [          d9 e8                             ] FPU,8086 */
        /* 002(d9 e8) : FPU,8086 */
        {I_FLD1, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73212, 323, 1980},
};

static const struct itemplate instrux_FLDCW[1] = {
    /*   0 : FLDCW mem [m:        d9 /5                             ] AR0,SW,FPU,8086 */
        /* 001(d9) 205 : AR0,SW,FPU,8086 */
        {I_FLDCW, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73216, 330, 1981},
};

static const struct itemplate instrux_FLDENV[1] = {
    /*   0 : FLDENV mem [m:        d9 /4                             ] FPU,8086 */
        /* 001(d9) 204 : FPU,8086 */
        {I_FLDENV, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73220, 323, 1982},
};

static const struct itemplate instrux_FLDL2E[1] = {
    /*   0 : FLDL2E void [          d9 ea                             ] FPU,8086 */
        /* 002(d9 ea) : FPU,8086 */
        {I_FLDL2E, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73224, 323, 1983},
};

static const struct itemplate instrux_FLDL2T[1] = {
    /*   0 : FLDL2T void [          d9 e9                             ] FPU,8086 */
        /* 002(d9 e9) : FPU,8086 */
        {I_FLDL2T, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73228, 323, 1984},
};

static const struct itemplate instrux_FLDLG2[1] = {
    /*   0 : FLDLG2 void [          d9 ec                             ] FPU,8086 */
        /* 002(d9 ec) : FPU,8086 */
        {I_FLDLG2, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73232, 323, 1985},
};

static const struct itemplate instrux_FLDLN2[1] = {
    /*   0 : FLDLN2 void [          d9 ed                             ] FPU,8086 */
        /* 002(d9 ed) : FPU,8086 */
        {I_FLDLN2, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73236, 323, 1986},
};

static const struct itemplate instrux_FLDPI[1] = {
    /*   0 : FLDPI void [          d9 eb                             ] FPU,8086 */
        /* 002(d9 eb) : FPU,8086 */
        {I_FLDPI, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73240, 323, 1987},
};

static const struct itemplate instrux_FLDZ[1] = {
    /*   0 : FLDZ void [          d9 ee                             ] FPU,8086 */
        /* 002(d9 ee) : FPU,8086 */
        {I_FLDZ, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73244, 323, 1988},
};

static const struct itemplate instrux_FMUL[7] = {
    /*   0 : FMUL mem32 [m:        d8 /1                             ] FPU,8086 */
        /* 001(d8) 201 : FPU,8086 */
        {I_FMUL, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69941, 323, 1989},
    /*   1 : FMUL mem64 [m:        dc /1                             ] FPU,8086 */
        /* 001(dc) 201 : FPU,8086 */
        {I_FMUL, 1, {MEMORY|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73248, 323, 1990},
    /*   2 : FMUL fpureg|to [r:        dc c8+r                           ] FPU,8086 */
        /* 001(dc) 010 310 : FPU,8086 */
        {I_FMUL, 1, {FPUREG|TO,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72154, 323, 1991},
    /*   3 : FMUL fpureg,fpu0 [r-:       dc c8+r                           ] FPU,8086 */
        /* 001(dc) 010 310 : FPU,8086 */
        {I_FMUL, 2, {FPUREG,FPUREG|RN_ZERO,0,0,0}, NO_DECORATOR, nasm_bytecodes+72154, 323, 1992},
    /*   4 : FMUL fpureg [r:        d8 c8+r                           ] FPU,8086 */
        /* 001(d8) 010 310 : FPU,8086 */
        {I_FMUL, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72159, 323, 1993},
    /*   5 : FMUL fpu0,fpureg [-r:       d8 c8+r                           ] FPU,8086 */
        /* 001(d8) 011 310 : FPU,8086 */
        {I_FMUL, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+72164, 323, 1994},
    /*   6 : FMUL void [          de c9                             ] ND,FPU,8086 */
        /* 002(de c9) : FPU,8086 */
        {I_FMUL, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73252, 323, 1995},
};

static const struct itemplate instrux_FMULP[3] = {
    /*   0 : FMULP fpureg [r:        de c8+r                           ] FPU,8086 */
        /* 001(de) 010 310 : FPU,8086 */
        {I_FMULP, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72169, 323, 1996},
    /*   1 : FMULP fpureg,fpu0 [r-:       de c8+r                           ] FPU,8086 */
        /* 001(de) 010 310 : FPU,8086 */
        {I_FMULP, 2, {FPUREG,FPUREG|RN_ZERO,0,0,0}, NO_DECORATOR, nasm_bytecodes+72169, 323, 1997},
    /*   2 : FMULP void [          de c9                             ] ND,FPU,8086 */
        /* 002(de c9) : FPU,8086 */
        {I_FMULP, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73252, 323, 1998},
};

static const struct itemplate instrux_FNCLEX[1] = {
    /*   0 : FNCLEX void [          db e2                             ] FPU,8086 */
        /* 002(db e2) : FPU,8086 */
        {I_FNCLEX, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71960, 323, 1999},
};

static const struct itemplate instrux_FNDISI[1] = {
    /*   0 : FNDISI void [          db e1                             ] FPU,8086 */
        /* 002(db e1) : FPU,8086 */
        {I_FNDISI, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72085, 323, 2000},
};

static const struct itemplate instrux_FNENI[1] = {
    /*   0 : FNENI void [          db e0                             ] FPU,8086 */
        /* 002(db e0) : FPU,8086 */
        {I_FNENI, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72130, 323, 2001},
};

static const struct itemplate instrux_FNINIT[1] = {
    /*   0 : FNINIT void [          db e3                             ] FPU,8086 */
        /* 002(db e3) : FPU,8086 */
        {I_FNINIT, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72145, 323, 2002},
};

static const struct itemplate instrux_FNOP[1] = {
    /*   0 : FNOP void [          d9 d0                             ] FPU,8086 */
        /* 002(d9 d0) : FPU,8086 */
        {I_FNOP, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73256, 323, 2003},
};

static const struct itemplate instrux_FNSAVE[1] = {
    /*   0 : FNSAVE mem [m:        dd /6                             ] FPU,8086 */
        /* 001(dd) 206 : FPU,8086 */
        {I_FNSAVE, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72175, 323, 2004},
};

static const struct itemplate instrux_FNSTCW[1] = {
    /*   0 : FNSTCW mem [m:        d9 /7                             ] AR0,SW,FPU,8086 */
        /* 001(d9) 207 : AR0,SW,FPU,8086 */
        {I_FNSTCW, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72185, 330, 2005},
};

static const struct itemplate instrux_FNSTENV[1] = {
    /*   0 : FNSTENV mem [m:        d9 /6                             ] FPU,8086 */
        /* 001(d9) 206 : FPU,8086 */
        {I_FNSTENV, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72190, 323, 2006},
};

static const struct itemplate instrux_FNSTSW[2] = {
    /*   0 : FNSTSW mem [m:        dd /7                             ] AR0,SW,FPU,8086 */
        /* 001(dd) 207 : AR0,SW,FPU,8086 */
        {I_FNSTSW, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72200, 330, 2007},
    /*   1 : FNSTSW reg_ax [-:        df e0                             ] FPU,286 */
        /* 002(df e0) : FPU,286 */
        {I_FNSTSW, 1, {REG_AX,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72205, 331, 2008},
};

static const struct itemplate instrux_FPATAN[1] = {
    /*   0 : FPATAN void [          d9 f3                             ] FPU,8086 */
        /* 002(d9 f3) : FPU,8086 */
        {I_FPATAN, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73260, 323, 2009},
};

static const struct itemplate instrux_FPREM[1] = {
    /*   0 : FPREM void [          d9 f8                             ] FPU,8086 */
        /* 002(d9 f8) : FPU,8086 */
        {I_FPREM, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73264, 323, 2010},
};

static const struct itemplate instrux_FPREM1[1] = {
    /*   0 : FPREM1 void [          d9 f5                             ] FPU,386 */
        /* 002(d9 f5) : FPU,386 */
        {I_FPREM1, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73268, 326, 2011},
};

static const struct itemplate instrux_FPTAN[1] = {
    /*   0 : FPTAN void [          d9 f2                             ] FPU,8086 */
        /* 002(d9 f2) : FPU,8086 */
        {I_FPTAN, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73272, 323, 2012},
};

static const struct itemplate instrux_FRNDINT[1] = {
    /*   0 : FRNDINT void [          d9 fc                             ] FPU,8086 */
        /* 002(d9 fc) : FPU,8086 */
        {I_FRNDINT, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73276, 323, 2013},
};

static const struct itemplate instrux_FRSTOR[1] = {
    /*   0 : FRSTOR mem [m:        dd /4                             ] FPU,8086 */
        /* 001(dd) 204 : FPU,8086 */
        {I_FRSTOR, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73280, 323, 2014},
};

static const struct itemplate instrux_FSAVE[1] = {
    /*   0 : FSAVE mem [m:        wait dd /6                        ] FPU,8086 */
        /* 341 001(dd) 206 : FPU,8086 */
        {I_FSAVE, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72174, 323, 2015},
};

static const struct itemplate instrux_FSCALE[1] = {
    /*   0 : FSCALE void [          d9 fd                             ] FPU,8086 */
        /* 002(d9 fd) : FPU,8086 */
        {I_FSCALE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73284, 323, 2016},
};

static const struct itemplate instrux_FSETPM[1] = {
    /*   0 : FSETPM void [          db e4                             ] FPU,286 */
        /* 002(db e4) : FPU,286 */
        {I_FSETPM, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73288, 331, 2017},
};

static const struct itemplate instrux_FSIN[1] = {
    /*   0 : FSIN void [          d9 fe                             ] FPU,386 */
        /* 002(d9 fe) : FPU,386 */
        {I_FSIN, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73292, 326, 2018},
};

static const struct itemplate instrux_FSINCOS[1] = {
    /*   0 : FSINCOS void [          d9 fb                             ] FPU,386 */
        /* 002(d9 fb) : FPU,386 */
        {I_FSINCOS, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73296, 326, 2019},
};

static const struct itemplate instrux_FSQRT[1] = {
    /*   0 : FSQRT void [          d9 fa                             ] FPU,8086 */
        /* 002(d9 fa) : FPU,8086 */
        {I_FSQRT, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73300, 323, 2020},
};

static const struct itemplate instrux_FST[4] = {
    /*   0 : FST mem32 [m:        d9 /2                             ] FPU,8086 */
        /* 001(d9) 202 : FPU,8086 */
        {I_FST, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73304, 323, 2021},
    /*   1 : FST mem64 [m:        dd /2                             ] FPU,8086 */
        /* 001(dd) 202 : FPU,8086 */
        {I_FST, 1, {MEMORY|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73308, 323, 2022},
    /*   2 : FST fpureg [r:        dd d0+r                           ] FPU,8086 */
        /* 001(dd) 010 320 : FPU,8086 */
        {I_FST, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72179, 323, 2023},
    /*   3 : FST void [          dd d1                             ] ND,FPU,8086 */
        /* 002(dd d1) : FPU,8086 */
        {I_FST, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73312, 323, 2024},
};

static const struct itemplate instrux_FSTCW[1] = {
    /*   0 : FSTCW mem [m:        wait d9 /7                        ] AR0,SW,FPU,8086 */
        /* 341 001(d9) 207 : AR0,SW,FPU,8086 */
        {I_FSTCW, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72184, 330, 2025},
};

static const struct itemplate instrux_FSTENV[1] = {
    /*   0 : FSTENV mem [m:        wait d9 /6                        ] FPU,8086 */
        /* 341 001(d9) 206 : FPU,8086 */
        {I_FSTENV, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72189, 323, 2026},
};

static const struct itemplate instrux_FSTP[5] = {
    /*   0 : FSTP mem32 [m:        d9 /3                             ] FPU,8086 */
        /* 001(d9) 203 : FPU,8086 */
        {I_FSTP, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73316, 323, 2027},
    /*   1 : FSTP mem64 [m:        dd /3                             ] FPU,8086 */
        /* 001(dd) 203 : FPU,8086 */
        {I_FSTP, 1, {MEMORY|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73320, 323, 2028},
    /*   2 : FSTP mem80 [m:        db /7                             ] FPU,8086 */
        /* 001(db) 207 : FPU,8086 */
        {I_FSTP, 1, {MEMORY|BITS80,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73324, 323, 2029},
    /*   3 : FSTP fpureg [r:        dd d8+r                           ] FPU,8086 */
        /* 001(dd) 010 330 : FPU,8086 */
        {I_FSTP, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72194, 323, 2030},
    /*   4 : FSTP void [          dd d9                             ] ND,FPU,8086 */
        /* 002(dd d9) : FPU,8086 */
        {I_FSTP, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73328, 323, 2031},
};

static const struct itemplate instrux_FSTSW[2] = {
    /*   0 : FSTSW mem [m:        wait dd /7                        ] AR0,SW,FPU,8086 */
        /* 341 001(dd) 207 : AR0,SW,FPU,8086 */
        {I_FSTSW, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72199, 330, 2032},
    /*   1 : FSTSW reg_ax [-:        wait df e0                        ] FPU,286 */
        /* 341 002(df e0) : FPU,286 */
        {I_FSTSW, 1, {REG_AX,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72204, 331, 2033},
};

static const struct itemplate instrux_FSUB[7] = {
    /*   0 : FSUB mem32 [m:        d8 /4                             ] FPU,8086 */
        /* 001(d8) 204 : FPU,8086 */
        {I_FSUB, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73332, 323, 2034},
    /*   1 : FSUB mem64 [m:        dc /4                             ] FPU,8086 */
        /* 001(dc) 204 : FPU,8086 */
        {I_FSUB, 1, {MEMORY|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73336, 323, 2035},
    /*   2 : FSUB fpureg|to [r:        dc e8+r                           ] FPU,8086 */
        /* 001(dc) 010 350 : FPU,8086 */
        {I_FSUB, 1, {FPUREG|TO,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72209, 323, 2036},
    /*   3 : FSUB fpureg,fpu0 [r-:       dc e8+r                           ] FPU,8086 */
        /* 001(dc) 010 350 : FPU,8086 */
        {I_FSUB, 2, {FPUREG,FPUREG|RN_ZERO,0,0,0}, NO_DECORATOR, nasm_bytecodes+72209, 323, 2037},
    /*   4 : FSUB fpureg [r:        d8 e0+r                           ] FPU,8086 */
        /* 001(d8) 010 340 : FPU,8086 */
        {I_FSUB, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72214, 323, 2038},
    /*   5 : FSUB fpu0,fpureg [-r:       d8 e0+r                           ] FPU,8086 */
        /* 001(d8) 011 340 : FPU,8086 */
        {I_FSUB, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+72219, 323, 2039},
    /*   6 : FSUB void [          de e9                             ] ND,FPU,8086 */
        /* 002(de e9) : FPU,8086 */
        {I_FSUB, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73340, 323, 2040},
};

static const struct itemplate instrux_FSUBP[3] = {
    /*   0 : FSUBP fpureg [r:        de e8+r                           ] FPU,8086 */
        /* 001(de) 010 350 : FPU,8086 */
        {I_FSUBP, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72224, 323, 2041},
    /*   1 : FSUBP fpureg,fpu0 [r-:       de e8+r                           ] FPU,8086 */
        /* 001(de) 010 350 : FPU,8086 */
        {I_FSUBP, 2, {FPUREG,FPUREG|RN_ZERO,0,0,0}, NO_DECORATOR, nasm_bytecodes+72224, 323, 2042},
    /*   2 : FSUBP void [          de e9                             ] ND,FPU,8086 */
        /* 002(de e9) : FPU,8086 */
        {I_FSUBP, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73340, 323, 2043},
};

static const struct itemplate instrux_FSUBR[7] = {
    /*   0 : FSUBR mem32 [m:        d8 /5                             ] FPU,8086 */
        /* 001(d8) 205 : FPU,8086 */
        {I_FSUBR, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73344, 323, 2044},
    /*   1 : FSUBR mem64 [m:        dc /5                             ] FPU,8086 */
        /* 001(dc) 205 : FPU,8086 */
        {I_FSUBR, 1, {MEMORY|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73348, 323, 2045},
    /*   2 : FSUBR fpureg|to [r:        dc e0+r                           ] FPU,8086 */
        /* 001(dc) 010 340 : FPU,8086 */
        {I_FSUBR, 1, {FPUREG|TO,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72229, 323, 2046},
    /*   3 : FSUBR fpureg,fpu0 [r-:       dc e0+r                           ] FPU,8086 */
        /* 001(dc) 010 340 : FPU,8086 */
        {I_FSUBR, 2, {FPUREG,FPUREG|RN_ZERO,0,0,0}, NO_DECORATOR, nasm_bytecodes+72229, 323, 2047},
    /*   4 : FSUBR fpureg [r:        d8 e8+r                           ] FPU,8086 */
        /* 001(d8) 010 350 : FPU,8086 */
        {I_FSUBR, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72234, 323, 2048},
    /*   5 : FSUBR fpu0,fpureg [-r:       d8 e8+r                           ] FPU,8086 */
        /* 001(d8) 011 350 : FPU,8086 */
        {I_FSUBR, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+72239, 323, 2049},
    /*   6 : FSUBR void [          de e1                             ] ND,FPU,8086 */
        /* 002(de e1) : FPU,8086 */
        {I_FSUBR, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73352, 323, 2050},
};

static const struct itemplate instrux_FSUBRP[3] = {
    /*   0 : FSUBRP fpureg [r:        de e0+r                           ] FPU,8086 */
        /* 001(de) 010 340 : FPU,8086 */
        {I_FSUBRP, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72244, 323, 2051},
    /*   1 : FSUBRP fpureg,fpu0 [r-:       de e0+r                           ] FPU,8086 */
        /* 001(de) 010 340 : FPU,8086 */
        {I_FSUBRP, 2, {FPUREG,FPUREG|RN_ZERO,0,0,0}, NO_DECORATOR, nasm_bytecodes+72244, 323, 2052},
    /*   2 : FSUBRP void [          de e1                             ] ND,FPU,8086 */
        /* 002(de e1) : FPU,8086 */
        {I_FSUBRP, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73352, 323, 2053},
};

static const struct itemplate instrux_FTST[1] = {
    /*   0 : FTST void [          d9 e4                             ] FPU,8086 */
        /* 002(d9 e4) : FPU,8086 */
        {I_FTST, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73356, 323, 2054},
};

static const struct itemplate instrux_FUCOM[3] = {
    /*   0 : FUCOM fpureg [r:        dd e0+r                           ] FPU,386 */
        /* 001(dd) 010 340 : FPU,386 */
        {I_FUCOM, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72249, 326, 2055},
    /*   1 : FUCOM fpu0,fpureg [-r:       dd e0+r                           ] FPU,386 */
        /* 001(dd) 011 340 : FPU,386 */
        {I_FUCOM, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+72254, 326, 2056},
    /*   2 : FUCOM void [          dd e1                             ] ND,FPU,386 */
        /* 002(dd e1) : FPU,386 */
        {I_FUCOM, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73360, 326, 2057},
};

static const struct itemplate instrux_FUCOMI[3] = {
    /*   0 : FUCOMI fpureg [r:        db e8+r                           ] FL,FPU,P6 */
        /* 001(db) 010 350 : FL,FPU,P6 */
        {I_FUCOMI, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72259, 325, 2058},
    /*   1 : FUCOMI fpu0,fpureg [-r:       db e8+r                           ] FL,FPU,P6 */
        /* 001(db) 011 350 : FL,FPU,P6 */
        {I_FUCOMI, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+72264, 325, 2059},
    /*   2 : FUCOMI void [          db e9                             ] ND,FL,FPU,P6 */
        /* 002(db e9) : FL,FPU,P6 */
        {I_FUCOMI, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73364, 325, 2060},
};

static const struct itemplate instrux_FUCOMIP[3] = {
    /*   0 : FUCOMIP fpureg [r:        df e8+r                           ] FL,FPU,P6 */
        /* 001(df) 010 350 : FL,FPU,P6 */
        {I_FUCOMIP, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72269, 325, 2061},
    /*   1 : FUCOMIP fpu0,fpureg [-r:       df e8+r                           ] FL,FPU,P6 */
        /* 001(df) 011 350 : FL,FPU,P6 */
        {I_FUCOMIP, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+72274, 325, 2062},
    /*   2 : FUCOMIP void [          df e9                             ] ND,FL,FPU,P6 */
        /* 002(df e9) : FL,FPU,P6 */
        {I_FUCOMIP, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73368, 325, 2063},
};

static const struct itemplate instrux_FUCOMP[3] = {
    /*   0 : FUCOMP fpureg [r:        dd e8+r                           ] FPU,386 */
        /* 001(dd) 010 350 : FPU,386 */
        {I_FUCOMP, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72279, 326, 2064},
    /*   1 : FUCOMP fpu0,fpureg [-r:       dd e8+r                           ] FPU,386 */
        /* 001(dd) 011 350 : FPU,386 */
        {I_FUCOMP, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+72284, 326, 2065},
    /*   2 : FUCOMP void [          dd e9                             ] ND,FPU,386 */
        /* 002(dd e9) : FPU,386 */
        {I_FUCOMP, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73372, 326, 2066},
};

static const struct itemplate instrux_FUCOMPP[1] = {
    /*   0 : FUCOMPP void [          da e9                             ] FPU,386 */
        /* 002(da e9) : FPU,386 */
        {I_FUCOMPP, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73376, 326, 2067},
};

static const struct itemplate instrux_FXAM[1] = {
    /*   0 : FXAM void [          d9 e5                             ] FPU,8086 */
        /* 002(d9 e5) : FPU,8086 */
        {I_FXAM, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73380, 323, 2068},
};

static const struct itemplate instrux_FXCH[4] = {
    /*   0 : FXCH fpureg [r:        d9 c8+r                           ] FPU,8086 */
        /* 001(d9) 010 310 : FPU,8086 */
        {I_FXCH, 1, {FPUREG,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72289, 323, 2069},
    /*   1 : FXCH fpureg,fpu0 [r-:       d9 c8+r                           ] FPU,8086 */
        /* 001(d9) 010 310 : FPU,8086 */
        {I_FXCH, 2, {FPUREG,FPUREG|RN_ZERO,0,0,0}, NO_DECORATOR, nasm_bytecodes+72289, 323, 2070},
    /*   2 : FXCH fpu0,fpureg [-r:       d9 c8+r                           ] FPU,8086 */
        /* 001(d9) 011 310 : FPU,8086 */
        {I_FXCH, 2, {FPUREG|RN_ZERO,FPUREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+72294, 323, 2071},
    /*   3 : FXCH void [          d9 c9                             ] ND,FPU,8086 */
        /* 002(d9 c9) : FPU,8086 */
        {I_FXCH, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73384, 323, 2072},
};

static const struct itemplate instrux_FXTRACT[1] = {
    /*   0 : FXTRACT void [          d9 f4                             ] FPU,8086 */
        /* 002(d9 f4) : FPU,8086 */
        {I_FXTRACT, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73388, 323, 2073},
};

static const struct itemplate instrux_FYL2X[1] = {
    /*   0 : FYL2X void [          d9 f1                             ] FPU,8086 */
        /* 002(d9 f1) : FPU,8086 */
        {I_FYL2X, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73392, 323, 2074},
};

static const struct itemplate instrux_FYL2XP1[1] = {
    /*   0 : FYL2XP1 void [          d9 f9                             ] FPU,8086 */
        /* 002(d9 f9) : FPU,8086 */
        {I_FYL2XP1, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73396, 323, 2075},
};

static const struct itemplate instrux_EMMS[1] = {
    /*   0 : EMMS void [          0f 77                             ] MMX,PENT */
        /* 355 001(77) : MMX,PENT */
        {I_EMMS, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73400, 332, 2078},
};

static const struct itemplate instrux_MOVD[16] = {
    /*   0 : MOVD mmxreg,rm32 [rm:       np 0f 6e /r                       ] MMX,PENT */
        /* 360 355 001(6e) 110 : MMX,PENT */
        {I_MOVD, 2, {MMXREG,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+67635, 332, 2079},
    /*   1 : MOVD rm32,mmxreg [mr:       np 0f 7e /r                       ] MMX,PENT */
        /* 360 355 001(7e) 101 : MMX,PENT */
        {I_MOVD, 2, {RM_GPR|BITS32,MMXREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+67641, 332, 2080},
    /*   2 : MOVD mmxreg,rm64 [rm:       np o64 0f 6e /r                   ] ND,LONG,PROT,MMX,X86_64 */
        /* 360 324 355 001(6e) 110 : LONG,PROT,MMX,X86_64 */
        {I_MOVD, 2, {MMXREG,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+57350, 333, 2081},
    /*   3 : MOVD rm64,mmxreg [mr:       np o64 0f 7e /r                   ] ND,LONG,PROT,MMX,X86_64 */
        /* 360 324 355 001(7e) 101 : LONG,PROT,MMX,X86_64 */
        {I_MOVD, 2, {RM_GPR|BITS64,MMXREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+57357, 333, 2082},
    /*   4 : MOVD mem,xmmreg [mr:       66 norexw 0f 7e /r                ] AR0-1,SD,SSE2,WILLAMETTE */
        /* 361 317 355 001(7e) 101 : AR0,AR1,SD,SSE2,WILLAMETTE */
        {I_MOVD, 2, {MEMORY,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+57973, 383, 2481},
    /*   5 : MOVD xmmreg,mem [rm:       66 norexw 0f 6e /r                ] AR0-1,SD,SSE2,WILLAMETTE */
        /* 361 317 355 001(6e) 110 : AR0,AR1,SD,SSE2,WILLAMETTE */
        {I_MOVD, 2, {XMMREG,MEMORY,0,0,0}, NO_DECORATOR, nasm_bytecodes+57980, 383, 2482},
    /*   6 : MOVD xmmreg,rm32 [rm:       66 norexw 0f 6e /r                ] SSE2,WILLAMETTE */
        /* 361 317 355 001(6e) 110 : SSE2,WILLAMETTE */
        {I_MOVD, 2, {XMMREG,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+57980, 248, 2483},
    /*   7 : MOVD rm32,xmmreg [mr:       66 norexw 0f 7e /r                ] SSE2,WILLAMETTE */
        /* 361 317 355 001(7e) 101 : SSE2,WILLAMETTE */
        {I_MOVD, 2, {RM_GPR|BITS32,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+57973, 248, 2484},
    /*   8 : MOVD kreg32,krm32 [rm:       vex.l0.0f.ko32 90 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 201) 001(90) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_MOVD, 2, {OPMASKREG|BITS32|RN_L16,RM_OPMASK|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65295, 502, 4425},
    /*   9 : MOVD kreg32,krm32 [rm:       evex.l0.0f.ko32 90 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(90) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_MOVD, 2, {OPMASKREG|BITS32,RM_OPMASK|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29632, 503, 4425},
    /*  10 : MOVD mem32,kreg32 [mr:       vex.l0.0f.ko32 91 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 201) 001(91) 101 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_MOVD, 2, {MEMORY|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65323, 502, 4441},
    /*  11 : MOVD mem32,kreg32 [mr:       evex.l0.0f.ko32 91 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(91) 101 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_MOVD, 2, {MEMORY|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29668, 503, 4441},
    /*  12 : MOVD kreg32,reg32 [rm:       vex.l0.0f.f2.w0 92 /r            ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 003) 001(92) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_MOVD, 2, {OPMASKREG|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65337, 502, 4451},
    /*  13 : MOVD kreg32,reg32 [rm:       evex.l0.0f.f2.w0 92 /r            ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 7f 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_MOVD, 2, {OPMASKREG|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29686, 503, 4451},
    /*  14 : MOVD reg32,kreg32 [rm:       vex.l0.0f.f2.w0 93 /r            ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 003) 001(93) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_MOVD, 2, {REG_GPR|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65351, 502, 4459},
    /*  15 : MOVD reg32,kreg32 [rm:       evex.l0.0f.f2.w0 93 /r            ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 7f 08) 300 001(93) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_MOVD, 2, {REG_GPR|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29704, 503, 4459},
};

static const struct itemplate instrux_MOVQ[18] = {
    /*   0 : MOVQ mmxreg,mmxrm64 [rm:       np 0f 6f /r                       ] MMX,PENT */
        /* 360 355 001(6f) 110 : MMX,PENT */
        {I_MOVQ, 2, {MMXREG,RM_MMX|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+67647, 332, 2083},
    /*   1 : MOVQ mmxrm64,mmxreg [mr:       np 0f 7f /r                       ] MMX,PENT */
        /* 360 355 001(7f) 101 : MMX,PENT */
        {I_MOVQ, 2, {RM_MMX|BITS64,MMXREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+67653, 332, 2084},
    /*   2 : MOVQ mmxreg,rm64 [rm:       np o64 0f 6e /r                   ] LONG,PROT,MMX,X86_64 */
        /* 360 324 355 001(6e) 110 : LONG,PROT,MMX,X86_64 */
        {I_MOVQ, 2, {MMXREG,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+57350, 333, 2085},
    /*   3 : MOVQ rm64,mmxreg [mr:       np o64 0f 7e /r                   ] LONG,PROT,MMX,X86_64 */
        /* 360 324 355 001(7e) 101 : LONG,PROT,MMX,X86_64 */
        {I_MOVQ, 2, {RM_GPR|BITS64,MMXREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+57357, 333, 2086},
    /*   4 : MOVQ xmmreg,xmmreg [rm:       f3 0f 7e /r                       ] SSE2,WILLAMETTE */
        /* 333 355 001(7e) 110 : SSE2,WILLAMETTE */
        {I_MOVQ, 2, {XMMREG,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68721, 248, 2490},
    /*   5 : MOVQ xmmreg,xmmreg [mr:       66 0f d6 /r                       ] SSE2,WILLAMETTE */
        /* 361 355 001(d6) 101 : SSE2,WILLAMETTE */
        {I_MOVQ, 2, {XMMREG,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68727, 248, 2491},
    /*   6 : MOVQ mem,xmmreg [mr:       66 0f d6 /r                       ] AR0-1,SQ,SSE2,WILLAMETTE */
        /* 361 355 001(d6) 101 : AR0,AR1,SQ,SSE2,WILLAMETTE */
        {I_MOVQ, 2, {MEMORY,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68727, 384, 2492},
    /*   7 : MOVQ xmmreg,mem [rm:       f3 0f 7e /r                       ] AR0-1,SQ,SSE2,WILLAMETTE */
        /* 333 355 001(7e) 110 : AR0,AR1,SQ,SSE2,WILLAMETTE */
        {I_MOVQ, 2, {XMMREG,MEMORY,0,0,0}, NO_DECORATOR, nasm_bytecodes+68721, 384, 2493},
    /*   8 : MOVQ xmmreg,rm64 [rm:       66 o64 0f 6e /r                   ] LONG,PROT,SSE2,X86_64 */
        /* 361 324 355 001(6e) 110 : LONG,PROT,SSE2,X86_64 */
        {I_MOVQ, 2, {XMMREG,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+57987, 385, 2494},
    /*   9 : MOVQ rm64,xmmreg [mr:       66 o64 0f 7e /r                   ] LONG,PROT,SSE2,X86_64 */
        /* 361 324 355 001(7e) 101 : LONG,PROT,SSE2,X86_64 */
        {I_MOVQ, 2, {RM_GPR|BITS64,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+57994, 385, 2495},
    /*  10 : MOVQ kreg64,krm64 [rm:       vex.l0.0f.ko64 90 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 200) 001(90) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_MOVQ, 2, {OPMASKREG|BITS64|RN_L16,RM_OPMASK|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65302, 502, 4426},
    /*  11 : MOVQ kreg64,krm64 [rm:       evex.l0.0f.ko64 90 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(90) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_MOVQ, 2, {OPMASKREG|BITS64,RM_OPMASK|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29641, 503, 4426},
    /*  12 : MOVQ mem64,kreg64 [mr:       vex.l0.0f.ko64 91 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 200) 001(91) 101 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_MOVQ, 2, {MEMORY|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65330, 502, 4442},
    /*  13 : MOVQ mem64,kreg64 [mr:       evex.l0.0f.ko64 91 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(91) 101 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_MOVQ, 2, {MEMORY|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29677, 503, 4442},
    /*  14 : MOVQ kreg64,reg64 [rm:       vex.l0.0f.f2.w1 92 /r            ] ND,ZU,LONG,PROT,AVX512BW,X86_64 */
        /* 270(001 203) 001(92) 110 : NOAPX,ZU,LONG,VEX,PROT,AVX512BW,X86_64 */
        {I_MOVQ, 2, {OPMASKREG|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65344, 504, 4452},
    /*  15 : MOVQ kreg64,reg64 [rm:       evex.l0.0f.f2.w1 92 /r            ] ND,ZU,LONG,PROT,AVX512BW,X86_64,APX */
        /* 250(f1 ff 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,X86_64 */
        {I_MOVQ, 2, {OPMASKREG|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29695, 505, 4452},
    /*  16 : MOVQ reg64,kreg64 [rm:       vex.l0.0f.f2.w1 93 /r            ] ND,ZU,LONG,PROT,AVX512BW,X86_64 */
        /* 270(001 203) 001(93) 110 : NOAPX,ZU,LONG,VEX,PROT,AVX512BW,X86_64 */
        {I_MOVQ, 2, {REG_GPR|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65358, 504, 4460},
    /*  17 : MOVQ reg64,kreg64 [rm:       evex.l0.0f.f2.w1 93 /r            ] ND,ZU,LONG,PROT,AVX512BW,X86_64,APX */
        /* 250(f1 ff 08) 300 001(93) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,X86_64 */
        {I_MOVQ, 2, {REG_GPR|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29713, 505, 4460},
};

static const struct itemplate instrux_PACKSSDW[2] = {
    /*   0 : PACKSSDW mmxreg,mmxrm [rm:       np 0f 6b /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(6b) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PACKSSDW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67659, 334, 2087},
    /*   1 : PACKSSDW xmmreg,xmmrm [rm:       66 0f 6b /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(6b) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PACKSSDW, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68745, 380, 2498},
};

static const struct itemplate instrux_PACKSSWB[2] = {
    /*   0 : PACKSSWB mmxreg,mmxrm [rm:       np 0f 63 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(63) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PACKSSWB, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67665, 334, 2088},
    /*   1 : PACKSSWB xmmreg,xmmrm [rm:       66 0f 63 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(63) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PACKSSWB, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68739, 380, 2497},
};

static const struct itemplate instrux_PACKUSWB[2] = {
    /*   0 : PACKUSWB mmxreg,mmxrm [rm:       np 0f 67 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(67) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PACKUSWB, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67671, 334, 2089},
    /*   1 : PACKUSWB xmmreg,xmmrm [rm:       66 0f 67 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(67) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PACKUSWB, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68751, 380, 2499},
};

static const struct itemplate instrux_PADDB[2] = {
    /*   0 : PADDB mmxreg,mmxrm [rm:       np 0f fc /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(fc) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PADDB, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67677, 334, 2090},
    /*   1 : PADDB xmmreg,xmmrm [rm:       66 0f fc /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(fc) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PADDB, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68757, 380, 2500},
};

static const struct itemplate instrux_PADDD[2] = {
    /*   0 : PADDD mmxreg,mmxrm [rm:       np 0f fe /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(fe) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PADDD, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67683, 334, 2091},
    /*   1 : PADDD xmmreg,xmmrm [rm:       66 0f fe /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(fe) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PADDD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68769, 380, 2502},
};

static const struct itemplate instrux_PADDSB[2] = {
    /*   0 : PADDSB mmxreg,mmxrm [rm:       np 0f ec /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(ec) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PADDSB, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67689, 334, 2092},
    /*   1 : PADDSB xmmreg,xmmrm [rm:       66 0f ec /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(ec) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PADDSB, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68787, 380, 2505},
};

static const struct itemplate instrux_PADDSIW[1] = {
    /*   0 : PADDSIW mmxreg,mmxrm [rm:       0f 51 /r                          ] AR0-1,SQ,MMX,PENT,CYRIX */
        /* 355 001(51) 110 : AR0,AR1,SQ,MMX,PENT,CYRIX */
        {I_PADDSIW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+69340, 335, 2093},
};

static const struct itemplate instrux_PADDSW[2] = {
    /*   0 : PADDSW mmxreg,mmxrm [rm:       np 0f ed /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(ed) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PADDSW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67695, 334, 2094},
    /*   1 : PADDSW xmmreg,xmmrm [rm:       66 0f ed /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(ed) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PADDSW, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68793, 380, 2506},
};

static const struct itemplate instrux_PADDUSB[2] = {
    /*   0 : PADDUSB mmxreg,mmxrm [rm:       np 0f dc /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(dc) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PADDUSB, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67701, 334, 2095},
    /*   1 : PADDUSB xmmreg,xmmrm [rm:       66 0f dc /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(dc) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PADDUSB, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68799, 380, 2507},
};

static const struct itemplate instrux_PADDUSW[2] = {
    /*   0 : PADDUSW mmxreg,mmxrm [rm:       np 0f dd /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(dd) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PADDUSW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67707, 334, 2096},
    /*   1 : PADDUSW xmmreg,xmmrm [rm:       66 0f dd /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(dd) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PADDUSW, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68805, 380, 2508},
};

static const struct itemplate instrux_PADDW[2] = {
    /*   0 : PADDW mmxreg,mmxrm [rm:       np 0f fd /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(fd) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PADDW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67713, 334, 2097},
    /*   1 : PADDW xmmreg,xmmrm [rm:       66 0f fd /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(fd) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PADDW, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68763, 380, 2501},
};

static const struct itemplate instrux_PAND[2] = {
    /*   0 : PAND mmxreg,mmxrm [rm:       np 0f db /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(db) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PAND, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67719, 334, 2098},
    /*   1 : PAND xmmreg,xmmrm [rm:       66 0f db /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(db) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PAND, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68811, 380, 2509},
};

static const struct itemplate instrux_PANDN[2] = {
    /*   0 : PANDN mmxreg,mmxrm [rm:       np 0f df /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(df) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PANDN, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67725, 334, 2099},
    /*   1 : PANDN xmmreg,xmmrm [rm:       66 0f df /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(df) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PANDN, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68817, 380, 2510},
};

static const struct itemplate instrux_PAVEB[1] = {
    /*   0 : PAVEB mmxreg,mmxrm [rm:       0f 50 /r                          ] AR0-1,SQ,MMX,PENT,CYRIX */
        /* 355 001(50) 110 : AR0,AR1,SQ,MMX,PENT,CYRIX */
        {I_PAVEB, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+69286, 335, 2100},
};

static const struct itemplate instrux_PAVGUSB[1] = {
    /*   0 : PAVGUSB mmxreg,mmxrm [rm:       0f 0f /r bf                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(bf) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PAVGUSB, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57364, 336, 2101},
};

static const struct itemplate instrux_PCMPEQB[2] = {
    /*   0 : PCMPEQB mmxreg,mmxrm [rm:       np 0f 74 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(74) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PCMPEQB, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67731, 334, 2102},
    /*   1 : PCMPEQB xmmreg,xmmrm [rm:       66 0f 74 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(74) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PCMPEQB, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68835, 380, 2513},
};

static const struct itemplate instrux_PCMPEQD[2] = {
    /*   0 : PCMPEQD mmxreg,mmxrm [rm:       np 0f 76 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(76) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PCMPEQD, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67737, 334, 2103},
    /*   1 : PCMPEQD xmmreg,xmmrm [rm:       66 0f 76 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(76) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PCMPEQD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68847, 380, 2515},
};

static const struct itemplate instrux_PCMPEQW[2] = {
    /*   0 : PCMPEQW mmxreg,mmxrm [rm:       np 0f 75 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(75) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PCMPEQW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67743, 334, 2104},
    /*   1 : PCMPEQW xmmreg,xmmrm [rm:       66 0f 75 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(75) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PCMPEQW, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68841, 380, 2514},
};

static const struct itemplate instrux_PCMPGTB[2] = {
    /*   0 : PCMPGTB mmxreg,mmxrm [rm:       np 0f 64 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(64) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PCMPGTB, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67749, 334, 2105},
    /*   1 : PCMPGTB xmmreg,xmmrm [rm:       66 0f 64 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(64) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PCMPGTB, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68853, 380, 2516},
};

static const struct itemplate instrux_PCMPGTD[2] = {
    /*   0 : PCMPGTD mmxreg,mmxrm [rm:       np 0f 66 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(66) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PCMPGTD, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67755, 334, 2106},
    /*   1 : PCMPGTD xmmreg,xmmrm [rm:       66 0f 66 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(66) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PCMPGTD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68865, 380, 2518},
};

static const struct itemplate instrux_PCMPGTW[2] = {
    /*   0 : PCMPGTW mmxreg,mmxrm [rm:       np 0f 65 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(65) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PCMPGTW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67761, 334, 2107},
    /*   1 : PCMPGTW xmmreg,xmmrm [rm:       66 0f 65 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(65) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PCMPGTW, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68859, 380, 2517},
};

static const struct itemplate instrux_PDISTIB[1] = {
    /*   0 : PDISTIB mmxreg,mem [rm:       0f 54 /r                          ] AR0-1,SQ,MMX,PENT,CYRIX */
        /* 355 001(54) 110 : AR0,AR1,SQ,MMX,PENT,CYRIX */
        {I_PDISTIB, 2, {MMXREG,MEMORY,0,0,0}, NO_DECORATOR, nasm_bytecodes+69124, 335, 2108},
};

static const struct itemplate instrux_PF2ID[1] = {
    /*   0 : PF2ID mmxreg,mmxrm [rm:       0f 0f /r 1d                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(1d) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PF2ID, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57371, 336, 2109},
};

static const struct itemplate instrux_PFACC[1] = {
    /*   0 : PFACC mmxreg,mmxrm [rm:       0f 0f /r ae                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(ae) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PFACC, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57378, 336, 2110},
};

static const struct itemplate instrux_PFADD[1] = {
    /*   0 : PFADD mmxreg,mmxrm [rm:       0f 0f /r 9e                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(9e) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PFADD, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57385, 336, 2111},
};

static const struct itemplate instrux_PFCMPEQ[1] = {
    /*   0 : PFCMPEQ mmxreg,mmxrm [rm:       0f 0f /r b0                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(b0) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PFCMPEQ, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57392, 336, 2112},
};

static const struct itemplate instrux_PFCMPGE[1] = {
    /*   0 : PFCMPGE mmxreg,mmxrm [rm:       0f 0f /r 90                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(90) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PFCMPGE, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57399, 336, 2113},
};

static const struct itemplate instrux_PFCMPGT[1] = {
    /*   0 : PFCMPGT mmxreg,mmxrm [rm:       0f 0f /r a0                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(a0) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PFCMPGT, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57406, 336, 2114},
};

static const struct itemplate instrux_PFMAX[1] = {
    /*   0 : PFMAX mmxreg,mmxrm [rm:       0f 0f /r a4                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(a4) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PFMAX, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57413, 336, 2115},
};

static const struct itemplate instrux_PFMIN[1] = {
    /*   0 : PFMIN mmxreg,mmxrm [rm:       0f 0f /r 94                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(94) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PFMIN, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57420, 336, 2116},
};

static const struct itemplate instrux_PFMUL[1] = {
    /*   0 : PFMUL mmxreg,mmxrm [rm:       0f 0f /r b4                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(b4) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PFMUL, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57427, 336, 2117},
};

static const struct itemplate instrux_PFRCP[1] = {
    /*   0 : PFRCP mmxreg,mmxrm [rm:       0f 0f /r 96                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(96) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PFRCP, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57434, 336, 2118},
};

static const struct itemplate instrux_PFRCPIT1[1] = {
    /*   0 : PFRCPIT1 mmxreg,mmxrm [rm:       0f 0f /r a6                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(a6) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PFRCPIT1, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57441, 336, 2119},
};

static const struct itemplate instrux_PFRCPIT2[1] = {
    /*   0 : PFRCPIT2 mmxreg,mmxrm [rm:       0f 0f /r b6                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(b6) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PFRCPIT2, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57448, 336, 2120},
};

static const struct itemplate instrux_PFRSQIT1[1] = {
    /*   0 : PFRSQIT1 mmxreg,mmxrm [rm:       0f 0f /r a7                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(a7) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PFRSQIT1, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57455, 336, 2121},
};

static const struct itemplate instrux_PFRSQRT[1] = {
    /*   0 : PFRSQRT mmxreg,mmxrm [rm:       0f 0f /r 97                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(97) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PFRSQRT, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57462, 336, 2122},
};

static const struct itemplate instrux_PFSUB[1] = {
    /*   0 : PFSUB mmxreg,mmxrm [rm:       0f 0f /r 9a                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(9a) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PFSUB, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57469, 336, 2123},
};

static const struct itemplate instrux_PFSUBR[1] = {
    /*   0 : PFSUBR mmxreg,mmxrm [rm:       0f 0f /r aa                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(aa) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PFSUBR, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57476, 336, 2124},
};

static const struct itemplate instrux_PI2FD[1] = {
    /*   0 : PI2FD mmxreg,mmxrm [rm:       0f 0f /r 0d                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(0d) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PI2FD, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57483, 336, 2125},
};

static const struct itemplate instrux_PMACHRIW[1] = {
    /*   0 : PMACHRIW mmxreg,mem [rm:       0f 5e /r                          ] AR0-1,SQ,MMX,PENT,CYRIX */
        /* 355 001(5e) 110 : AR0,AR1,SQ,MMX,PENT,CYRIX */
        {I_PMACHRIW, 2, {MMXREG,MEMORY,0,0,0}, NO_DECORATOR, nasm_bytecodes+69220, 335, 2126},
};

static const struct itemplate instrux_PMADDWD[2] = {
    /*   0 : PMADDWD mmxreg,mmxrm [rm:       np 0f f5 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(f5) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PMADDWD, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67767, 334, 2127},
    /*   1 : PMADDWD xmmreg,xmmrm [rm:       66 0f f5 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(f5) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PMADDWD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68871, 380, 2526},
};

static const struct itemplate instrux_PMAGW[1] = {
    /*   0 : PMAGW mmxreg,mmxrm [rm:       0f 52 /r                          ] AR0-1,SQ,MMX,PENT,CYRIX */
        /* 355 001(52) 110 : AR0,AR1,SQ,MMX,PENT,CYRIX */
        {I_PMAGW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+68548, 335, 2128},
};

static const struct itemplate instrux_PMULHRIW[1] = {
    /*   0 : PMULHRIW mmxreg,mmxrm [rm:       0f 5d /r                          ] AR0-1,SQ,MMX,PENT,CYRIX */
        /* 355 001(5d) 110 : AR0,AR1,SQ,MMX,PENT,CYRIX */
        {I_PMULHRIW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+69244, 335, 2129},
};

static const struct itemplate instrux_PMULHRWA[1] = {
    /*   0 : PMULHRWA mmxreg,mmxrm [rm:       0f 0f /r b7                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(b7) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PMULHRWA, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57490, 336, 2130},
};

static const struct itemplate instrux_PMULHRWC[1] = {
    /*   0 : PMULHRWC mmxreg,mmxrm [rm:       0f 59 /r                          ] AR0-1,SQ,MMX,PENT,CYRIX */
        /* 355 001(59) 110 : AR0,AR1,SQ,MMX,PENT,CYRIX */
        {I_PMULHRWC, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+69322, 335, 2131},
};

static const struct itemplate instrux_PMULHW[2] = {
    /*   0 : PMULHW mmxreg,mmxrm [rm:       np 0f e5 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(e5) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PMULHW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67773, 334, 2132},
    /*   1 : PMULHW xmmreg,xmmrm [rm:       66 0f e5 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(e5) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PMULHW, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68913, 380, 2533},
};

static const struct itemplate instrux_PMULLW[2] = {
    /*   0 : PMULLW mmxreg,mmxrm [rm:       np 0f d5 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(d5) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PMULLW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67779, 334, 2133},
    /*   1 : PMULLW xmmreg,xmmrm [rm:       66 0f d5 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(d5) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PMULLW, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68919, 380, 2534},
};

static const struct itemplate instrux_PMVGEZB[1] = {
    /*   0 : PMVGEZB mmxreg,mem [rm:       0f 5c /r                          ] AR0-1,SQ,MMX,PENT,CYRIX */
        /* 355 001(5c) 110 : AR0,AR1,SQ,MMX,PENT,CYRIX */
        {I_PMVGEZB, 2, {MMXREG,MEMORY,0,0,0}, NO_DECORATOR, nasm_bytecodes+69352, 335, 2134},
};

static const struct itemplate instrux_PMVLZB[1] = {
    /*   0 : PMVLZB mmxreg,mem [rm:       0f 5b /r                          ] AR0-1,SQ,MMX,PENT,CYRIX */
        /* 355 001(5b) 110 : AR0,AR1,SQ,MMX,PENT,CYRIX */
        {I_PMVLZB, 2, {MMXREG,MEMORY,0,0,0}, NO_DECORATOR, nasm_bytecodes+69208, 335, 2135},
};

static const struct itemplate instrux_PMVNZB[1] = {
    /*   0 : PMVNZB mmxreg,mem [rm:       0f 5a /r                          ] AR0-1,SQ,MMX,PENT,CYRIX */
        /* 355 001(5a) 110 : AR0,AR1,SQ,MMX,PENT,CYRIX */
        {I_PMVNZB, 2, {MMXREG,MEMORY,0,0,0}, NO_DECORATOR, nasm_bytecodes+69190, 335, 2136},
};

static const struct itemplate instrux_PMVZB[1] = {
    /*   0 : PMVZB mmxreg,mem [rm:       0f 58 /r                          ] AR0-1,SQ,MMX,PENT,CYRIX */
        /* 355 001(58) 110 : AR0,AR1,SQ,MMX,PENT,CYRIX */
        {I_PMVZB, 2, {MMXREG,MEMORY,0,0,0}, NO_DECORATOR, nasm_bytecodes+69112, 335, 2137},
};

static const struct itemplate instrux_POR[2] = {
    /*   0 : POR mmxreg,mmxrm [rm:       np 0f eb /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(eb) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_POR, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67785, 334, 2138},
    /*   1 : POR xmmreg,xmmrm [rm:       66 0f eb /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(eb) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_POR, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68937, 380, 2537},
};

static const struct itemplate instrux_PREFETCH[1] = {
    /*   0 : PREFETCH mem [m:        0f 0d /0                          ] AR0,SQ,3DNOW,PENT */
        /* 355 001(0d) 200 : AR0,SQ,3DNOW,PENT */
        {I_PREFETCH, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72299, 337, 2139},
};

static const struct itemplate instrux_PREFETCHW[1] = {
    /*   0 : PREFETCHW mem [m:        0f 0d /1                          ] AR0,SQ,3DNOW,PENT */
        /* 355 001(0d) 201 : AR0,SQ,3DNOW,PENT */
        {I_PREFETCHW, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72304, 337, 2140},
};

static const struct itemplate instrux_PSLLD[4] = {
    /*   0 : PSLLD mmxreg,mmxrm [rm:       np 0f f2 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(f2) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PSLLD, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67791, 334, 2141},
    /*   1 : PSLLD mmxreg,imm [mi:       np 0f 72 /6 ib,u                  ] MMX,PENT */
        /* 360 355 001(72) 206 025 : MMX,PENT */
        {I_PSLLD, 2, {MMXREG,IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+57497, 332, 2142},
    /*   2 : PSLLD xmmreg,xmmrm [rm:       66 0f f2 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(f2) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PSLLD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68955, 380, 2548},
    /*   3 : PSLLD xmmreg,imm [mi:       66 0f 72 /6 ib,u                  ] AR1,SB,SSE2,WILLAMETTE */
        /* 361 355 001(72) 206 025 : AR1,SB,SSE2,WILLAMETTE */
        {I_PSLLD, 2, {XMMREG,IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+58050, 389, 2549},
};

static const struct itemplate instrux_PSLLQ[4] = {
    /*   0 : PSLLQ mmxreg,mmxrm [rm:       np 0f f3 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(f3) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PSLLQ, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67797, 334, 2143},
    /*   1 : PSLLQ mmxreg,imm [mi:       np 0f 73 /6 ib,u                  ] MMX,PENT */
        /* 360 355 001(73) 206 025 : MMX,PENT */
        {I_PSLLQ, 2, {MMXREG,IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+57504, 332, 2144},
    /*   2 : PSLLQ xmmreg,xmmrm [rm:       66 0f f3 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(f3) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PSLLQ, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68961, 380, 2550},
    /*   3 : PSLLQ xmmreg,imm [mi:       66 0f 73 /6 ib,u                  ] AR1,SB,SSE2,WILLAMETTE */
        /* 361 355 001(73) 206 025 : AR1,SB,SSE2,WILLAMETTE */
        {I_PSLLQ, 2, {XMMREG,IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+58057, 389, 2551},
};

static const struct itemplate instrux_PSLLW[4] = {
    /*   0 : PSLLW mmxreg,mmxrm [rm:       np 0f f1 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(f1) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PSLLW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67803, 334, 2145},
    /*   1 : PSLLW mmxreg,imm [mi:       np 0f 71 /6 ib,u                  ] MMX,PENT */
        /* 360 355 001(71) 206 025 : MMX,PENT */
        {I_PSLLW, 2, {MMXREG,IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+57511, 332, 2146},
    /*   2 : PSLLW xmmreg,xmmrm [rm:       66 0f f1 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(f1) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PSLLW, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68949, 380, 2546},
    /*   3 : PSLLW xmmreg,imm [mi:       66 0f 71 /6 ib,u                  ] AR1,SB,SSE2,WILLAMETTE */
        /* 361 355 001(71) 206 025 : AR1,SB,SSE2,WILLAMETTE */
        {I_PSLLW, 2, {XMMREG,IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+58043, 389, 2547},
};

static const struct itemplate instrux_PSRAD[4] = {
    /*   0 : PSRAD mmxreg,mmxrm [rm:       np 0f e2 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(e2) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PSRAD, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67809, 334, 2147},
    /*   1 : PSRAD mmxreg,imm [mi:       np 0f 72 /4 ib,u                  ] MMX,PENT */
        /* 360 355 001(72) 204 025 : MMX,PENT */
        {I_PSRAD, 2, {MMXREG,IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+57518, 332, 2148},
    /*   2 : PSRAD xmmreg,xmmrm [rm:       66 0f e2 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(e2) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PSRAD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68973, 380, 2554},
    /*   3 : PSRAD xmmreg,imm [mi:       66 0f 72 /4 ib,u                  ] AR1,SB,SSE2,WILLAMETTE */
        /* 361 355 001(72) 204 025 : AR1,SB,SSE2,WILLAMETTE */
        {I_PSRAD, 2, {XMMREG,IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+58071, 389, 2555},
};

static const struct itemplate instrux_PSRAW[4] = {
    /*   0 : PSRAW mmxreg,mmxrm [rm:       np 0f e1 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(e1) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PSRAW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67815, 334, 2149},
    /*   1 : PSRAW mmxreg,imm [mi:       np 0f 71 /4 ib,u                  ] MMX,PENT */
        /* 360 355 001(71) 204 025 : MMX,PENT */
        {I_PSRAW, 2, {MMXREG,IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+57525, 332, 2150},
    /*   2 : PSRAW xmmreg,xmmrm [rm:       66 0f e1 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(e1) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PSRAW, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68967, 380, 2552},
    /*   3 : PSRAW xmmreg,imm [mi:       66 0f 71 /4 ib,u                  ] AR1,SB,SSE2,WILLAMETTE */
        /* 361 355 001(71) 204 025 : AR1,SB,SSE2,WILLAMETTE */
        {I_PSRAW, 2, {XMMREG,IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+58064, 389, 2553},
};

static const struct itemplate instrux_PSRLD[4] = {
    /*   0 : PSRLD mmxreg,mmxrm [rm:       np 0f d2 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(d2) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PSRLD, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67821, 334, 2151},
    /*   1 : PSRLD mmxreg,imm [mi:       np 0f 72 /2 ib,u                  ] MMX,PENT */
        /* 360 355 001(72) 202 025 : MMX,PENT */
        {I_PSRLD, 2, {MMXREG,IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+57532, 332, 2152},
    /*   2 : PSRLD xmmreg,xmmrm [rm:       66 0f d2 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(d2) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PSRLD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68985, 380, 2559},
    /*   3 : PSRLD xmmreg,imm [mi:       66 0f 72 /2 ib,u                  ] AR1,SB,SSE2,WILLAMETTE */
        /* 361 355 001(72) 202 025 : AR1,SB,SSE2,WILLAMETTE */
        {I_PSRLD, 2, {XMMREG,IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+58092, 389, 2560},
};

static const struct itemplate instrux_PSRLQ[4] = {
    /*   0 : PSRLQ mmxreg,mmxrm [rm:       np 0f d3 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(d3) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PSRLQ, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67827, 334, 2153},
    /*   1 : PSRLQ mmxreg,imm [mi:       np 0f 73 /2 ib,u                  ] MMX,PENT */
        /* 360 355 001(73) 202 025 : MMX,PENT */
        {I_PSRLQ, 2, {MMXREG,IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+57539, 332, 2154},
    /*   2 : PSRLQ xmmreg,xmmrm [rm:       66 0f d3 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(d3) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PSRLQ, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68991, 380, 2561},
    /*   3 : PSRLQ xmmreg,imm [mi:       66 0f 73 /2 ib,u                  ] AR1,SB,SSE2,WILLAMETTE */
        /* 361 355 001(73) 202 025 : AR1,SB,SSE2,WILLAMETTE */
        {I_PSRLQ, 2, {XMMREG,IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+58099, 389, 2562},
};

static const struct itemplate instrux_PSRLW[4] = {
    /*   0 : PSRLW mmxreg,mmxrm [rm:       np 0f d1 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(d1) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PSRLW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67833, 334, 2155},
    /*   1 : PSRLW mmxreg,imm [mi:       np 0f 71 /2 ib,u                  ] MMX,PENT */
        /* 360 355 001(71) 202 025 : MMX,PENT */
        {I_PSRLW, 2, {MMXREG,IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+57546, 332, 2156},
    /*   2 : PSRLW xmmreg,xmmrm [rm:       66 0f d1 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(d1) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PSRLW, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68979, 380, 2557},
    /*   3 : PSRLW xmmreg,imm [mi:       66 0f 71 /2 ib,u                  ] AR1,SB,SSE2,WILLAMETTE */
        /* 361 355 001(71) 202 025 : AR1,SB,SSE2,WILLAMETTE */
        {I_PSRLW, 2, {XMMREG,IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+58085, 389, 2558},
};

static const struct itemplate instrux_PSUBB[2] = {
    /*   0 : PSUBB mmxreg,mmxrm [rm:       np 0f f8 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(f8) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PSUBB, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67839, 334, 2157},
    /*   1 : PSUBB xmmreg,xmmrm [rm:       66 0f f8 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(f8) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PSUBB, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68997, 380, 2563},
};

static const struct itemplate instrux_PSUBD[2] = {
    /*   0 : PSUBD mmxreg,mmxrm [rm:       np 0f fa /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(fa) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PSUBD, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67845, 334, 2158},
    /*   1 : PSUBD xmmreg,xmmrm [rm:       66 0f fa /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(fa) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PSUBD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69009, 380, 2565},
};

static const struct itemplate instrux_PSUBSB[2] = {
    /*   0 : PSUBSB mmxreg,mmxrm [rm:       np 0f e8 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(e8) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PSUBSB, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67851, 334, 2159},
    /*   1 : PSUBSB xmmreg,xmmrm [rm:       66 0f e8 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(e8) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PSUBSB, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69027, 380, 2568},
};

static const struct itemplate instrux_PSUBSIW[1] = {
    /*   0 : PSUBSIW mmxreg,mmxrm [rm:       0f 55 /r                          ] AR0-1,SQ,MMX,PENT,CYRIX */
        /* 355 001(55) 110 : AR0,AR1,SQ,MMX,PENT,CYRIX */
        {I_PSUBSIW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+69118, 335, 2160},
};

static const struct itemplate instrux_PSUBSW[2] = {
    /*   0 : PSUBSW mmxreg,mmxrm [rm:       np 0f e9 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(e9) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PSUBSW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67857, 334, 2161},
    /*   1 : PSUBSW xmmreg,xmmrm [rm:       66 0f e9 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(e9) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PSUBSW, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69033, 380, 2569},
};

static const struct itemplate instrux_PSUBUSB[2] = {
    /*   0 : PSUBUSB mmxreg,mmxrm [rm:       np 0f d8 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(d8) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PSUBUSB, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67863, 334, 2162},
    /*   1 : PSUBUSB xmmreg,xmmrm [rm:       66 0f d8 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(d8) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PSUBUSB, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69039, 380, 2570},
};

static const struct itemplate instrux_PSUBUSW[2] = {
    /*   0 : PSUBUSW mmxreg,mmxrm [rm:       np 0f d9 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(d9) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PSUBUSW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67869, 334, 2163},
    /*   1 : PSUBUSW xmmreg,xmmrm [rm:       66 0f d9 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(d9) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PSUBUSW, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69045, 380, 2571},
};

static const struct itemplate instrux_PSUBW[2] = {
    /*   0 : PSUBW mmxreg,mmxrm [rm:       np 0f f9 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(f9) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PSUBW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67875, 334, 2164},
    /*   1 : PSUBW xmmreg,xmmrm [rm:       66 0f f9 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(f9) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PSUBW, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69003, 380, 2564},
};

static const struct itemplate instrux_PUNPCKHBW[2] = {
    /*   0 : PUNPCKHBW mmxreg,mmxrm [rm:       np 0f 68 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(68) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PUNPCKHBW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67881, 334, 2165},
    /*   1 : PUNPCKHBW xmmreg,xmmrm [rm:       66 0f 68 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(68) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PUNPCKHBW, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69051, 380, 2572},
};

static const struct itemplate instrux_PUNPCKHDQ[2] = {
    /*   0 : PUNPCKHDQ mmxreg,mmxrm [rm:       np 0f 6a /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(6a) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PUNPCKHDQ, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67887, 334, 2166},
    /*   1 : PUNPCKHDQ xmmreg,xmmrm [rm:       66 0f 6a /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(6a) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PUNPCKHDQ, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69063, 380, 2574},
};

static const struct itemplate instrux_PUNPCKHWD[2] = {
    /*   0 : PUNPCKHWD mmxreg,mmxrm [rm:       np 0f 69 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(69) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PUNPCKHWD, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67893, 334, 2167},
    /*   1 : PUNPCKHWD xmmreg,xmmrm [rm:       66 0f 69 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(69) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PUNPCKHWD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69057, 380, 2573},
};

static const struct itemplate instrux_PUNPCKLBW[2] = {
    /*   0 : PUNPCKLBW mmxreg,mmxrm [rm:       np 0f 60 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(60) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PUNPCKLBW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67899, 334, 2168},
    /*   1 : PUNPCKLBW xmmreg,xmmrm [rm:       66 0f 60 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(60) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PUNPCKLBW, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69075, 380, 2576},
};

static const struct itemplate instrux_PUNPCKLDQ[2] = {
    /*   0 : PUNPCKLDQ mmxreg,mmxrm [rm:       np 0f 62 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(62) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PUNPCKLDQ, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67905, 334, 2169},
    /*   1 : PUNPCKLDQ xmmreg,xmmrm [rm:       66 0f 62 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(62) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PUNPCKLDQ, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69087, 380, 2578},
};

static const struct itemplate instrux_PUNPCKLWD[2] = {
    /*   0 : PUNPCKLWD mmxreg,mmxrm [rm:       np 0f 61 /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(61) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PUNPCKLWD, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+67911, 334, 2170},
    /*   1 : PUNPCKLWD xmmreg,xmmrm [rm:       66 0f 61 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(61) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PUNPCKLWD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69081, 380, 2577},
};

static const struct itemplate instrux_PUSHA[1] = {
    /*   0 : PUSHA void [          osm 60                            ] NOREX,NOAPX,NOLONG,186 */
        /* 342 001(60) : NOREX,NOAPX,NOLONG,186 */
        {I_PUSHA, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73404, 341, 2194},
};

static const struct itemplate instrux_PUSHAW[1] = {
    /*   0 : PUSHAW void [          o16 60                            ] NOREX,NOAPX,NOLONG,186 */
        /* 320 001(60) : NOREX,NOAPX,NOLONG,186 */
        {I_PUSHAW, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73408, 341, 2195},
};

static const struct itemplate instrux_PUSHAD[1] = {
    /*   0 : PUSHAD void [          o32 60                            ] NOREX,NOAPX,NOLONG,386 */
        /* 321 001(60) : NOREX,NOAPX,NOLONG,386 */
        {I_PUSHAD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73412, 305, 2196},
};

static const struct itemplate instrux_POPA[1] = {
    /*   0 : POPA void [          osm 61                            ] NOREX,NOAPX,NOLONG,186 */
        /* 342 001(61) : NOREX,NOAPX,NOLONG,186 */
        {I_POPA, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73416, 341, 2197},
};

static const struct itemplate instrux_POPAW[1] = {
    /*   0 : POPAW void [          o16 61                            ] NOREX,NOAPX,NOLONG,186 */
        /* 320 001(61) : NOREX,NOAPX,NOLONG,186 */
        {I_POPAW, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73420, 341, 2198},
};

static const struct itemplate instrux_POPAD[1] = {
    /*   0 : POPAD void [          o32 61                            ] NOREX,NOAPX,NOLONG,386 */
        /* 321 001(61) : NOREX,NOAPX,NOLONG,386 */
        {I_POPAD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73424, 305, 2199},
};

static const struct itemplate instrux_ENTER[2] = {
    /*   0 : ENTER imm16,imm8 [ij:       nw osm c8 iw ib,u                 ] 186 */
        /* 327 342 001(c8) 030 025 : NWSIZE,186 */
        {I_ENTER, 2, {IMM_NORMAL|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+57553, 342, 2201},
    /*   1 : ENTER imm16 [i:        nw osm c8 iw 00                   ] ND,186 */
        /* 327 342 001(c8) 030 001(00) : NWSIZE,186 */
        {I_ENTER, 1, {IMM_NORMAL|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+51371, 342, 2205},
};

static const struct itemplate instrux_ENTERW[2] = {
    /*   0 : ENTERW imm16,imm8 [ij:       nw o16 c8 iw ib,u                 ] 186 */
        /* 327 320 001(c8) 030 025 : NWSIZE,186 */
        {I_ENTERW, 2, {IMM_NORMAL|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+57560, 342, 2202},
    /*   1 : ENTERW imm16 [i:        nw o16 c8 iw 00                   ] ND,186 */
        /* 327 320 001(c8) 030 001(00) : NWSIZE,186 */
        {I_ENTERW, 1, {IMM_NORMAL|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+51379, 342, 2206},
};

static const struct itemplate instrux_ENTERD[2] = {
    /*   0 : ENTERD imm16,imm8 [ij:       nw o32 c8 iw ib,u                 ] 386 */
        /* 327 321 001(c8) 030 025 : NWSIZE,386 */
        {I_ENTERD, 2, {IMM_NORMAL|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+57567, 234, 2203},
    /*   1 : ENTERD imm16 [i:        nw o32 c8 iw 00                   ] ND,386 */
        /* 327 321 001(c8) 030 001(00) : NWSIZE,386 */
        {I_ENTERD, 1, {IMM_NORMAL|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+51387, 234, 2207},
};

static const struct itemplate instrux_ENTERQ[2] = {
    /*   0 : ENTERQ imm16,imm8 [ij:       nw o64 c8 iw ib,u                 ] LONG,386,X86_64 */
        /* 327 324 001(c8) 030 025 : NWSIZE,LONG,PROT,X86_64 */
        {I_ENTERQ, 2, {IMM_NORMAL|BITS16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+57574, 235, 2204},
    /*   1 : ENTERQ imm16 [i:        nw o64 c8 iw 00                   ] ND,LONG,386,X86_64 */
        /* 327 324 001(c8) 030 001(00) : NWSIZE,LONG,PROT,X86_64 */
        {I_ENTERQ, 1, {IMM_NORMAL|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+51395, 235, 2208},
};

static const struct itemplate instrux_LEAVE[1] = {
    /*   0 : LEAVE void [          nw osm c9                         ] 186 */
        /* 327 342 001(c9) : NWSIZE,186 */
        {I_LEAVE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72339, 342, 2209},
};

static const struct itemplate instrux_LEAVEW[1] = {
    /*   0 : LEAVEW void [          nw o16 c9                         ] 186 */
        /* 327 320 001(c9) : NWSIZE,186 */
        {I_LEAVEW, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72344, 342, 2210},
};

static const struct itemplate instrux_LEAVED[1] = {
    /*   0 : LEAVED void [          nw o32 c9                         ] 386 */
        /* 327 321 001(c9) : NWSIZE,386 */
        {I_LEAVED, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72349, 234, 2211},
};

static const struct itemplate instrux_LEAVEQ[1] = {
    /*   0 : LEAVEQ void [          nw o64 c9                         ] LONG,386,X86_64 */
        /* 327 324 001(c9) : NWSIZE,LONG,PROT,X86_64 */
        {I_LEAVEQ, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72354, 235, 2212},
};

static const struct itemplate instrux_BOUND[2] = {
    /*   0 : BOUND reg16,mem [rm:       o16 62 /r                         ] NOREX,NOAPX,NOLONG,186 */
        /* 320 001(62) 110 : NOREX,NOAPX,NOLONG,186 */
        {I_BOUND, 2, {REG_GPR|BITS16|RN_L16,MEMORY|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+72359, 341, 2214},
    /*   1 : BOUND reg32,mem [rm:       o32 62 /r                         ] NOREX,NOAPX,NOLONG,386 */
        /* 321 001(62) 110 : NOREX,NOAPX,NOLONG,386 */
        {I_BOUND, 2, {REG_GPR|BITS32|RN_L16,MEMORY|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+72364, 305, 2215},
};

static const struct itemplate instrux_PUSHP[3] = {
    /*   0 : PUSHP reg64 [r:        o64nw rex.w rex2 50+r             ] LONG,PROT,APX,X86_64 */
        /* 323 347 350 010 120 : NWSIZE,LONG,REX2,PROT,APX,X86_64 */
        {I_PUSHP, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+67995, 343, 2218},
    /*   1 : PUSHP reg64,reg64 [vm:       o64nw evex.nd1.l0.np.m4.w1 ff /6  ] ND,LONG,PROT,APX,X86_64 */
        /* 323 240(f4 fc 18) 300 001(ff) 216 : NWSIZE,LONG,EVEX,PROT,APX,X86_64 */
        {I_PUSHP, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+13073, 344, 2223},
    /*   2 : PUSHP reg64:reg64 [vm:       o64nw evex.nd1.l0.np.m4.w1 ff /6  ] ND,LONG,PROT,APX,X86_64 */
        /* 323 240(f4 fc 18) 300 001(ff) 216 : NWSIZE,LONG,EVEX,PROT,APX,X86_64 */
        {I_PUSHP, 2, {REG_GPR|BITS64|COLON,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+13073, 344, 2224},
};

static const struct itemplate instrux_POPP[3] = {
    /*   0 : POPP reg64 [r:        o64nw rex.w rex2 58+r             ] LONG,PROT,APX,X86_64 */
        /* 323 347 350 010 130 : NWSIZE,LONG,REX2,PROT,APX,X86_64 */
        {I_POPP, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+68001, 343, 2219},
    /*   1 : POPP reg64,reg64 [vm:       o64nw evex.nd1.l0.np.m4.w1 8f /0  ] ND,LONG,PROT,APX,X86_64 */
        /* 323 240(f4 fc 18) 300 001(8f) 210 : NWSIZE,LONG,EVEX,PROT,APX,X86_64 */
        {I_POPP, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+13103, 344, 2232},
    /*   2 : POPP reg64:reg64 [mv:       o64nw evex.nd1.l0.np.m4.w1 8f /0  ] ND,LONG,PROT,APX,X86_64 */
        /* 323 241(f4 fc 18) 300 001(8f) 200 : NWSIZE,LONG,EVEX,PROT,APX,X86_64 */
        {I_POPP, 2, {REG_GPR|BITS64|COLON,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+13113, 344, 2233},
};

static const struct itemplate instrux_PUSH2[2] = {
    /*   0 : PUSH2 reg64,reg64 [vm:       o64nw evex.nd1.l0.np.m4.w0 ff /6  ] LONG,PROT,APX,X86_64 */
        /* 323 240(f4 7c 18) 300 001(ff) 216 : NWSIZE,LONG,EVEX,PROT,APX,X86_64 */
        {I_PUSH2, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+13063, 344, 2225},
    /*   1 : PUSH2 reg64:reg64 [vm:       o64nw evex.nd1.l0.np.m4.w0 ff /6  ] ND,LONG,PROT,APX,X86_64 */
        /* 323 240(f4 7c 18) 300 001(ff) 216 : NWSIZE,LONG,EVEX,PROT,APX,X86_64 */
        {I_PUSH2, 2, {REG_GPR|BITS64|COLON,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+13063, 344, 2226},
};

static const struct itemplate instrux_PUSH2P[2] = {
    /*   0 : PUSH2P reg64,reg64 [vm:       o64nw evex.nd1.l0.np.m4.w1 ff /6  ] LONG,PROT,APX,X86_64 */
        /* 323 240(f4 fc 18) 300 001(ff) 216 : NWSIZE,LONG,EVEX,PROT,APX,X86_64 */
        {I_PUSH2P, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+13073, 344, 2227},
    /*   1 : PUSH2P reg64:reg64 [vm:       o64nw evex.nd1.l0.np.m4.w1 ff /6  ] ND,LONG,PROT,APX,X86_64 */
        /* 323 240(f4 fc 18) 300 001(ff) 216 : NWSIZE,LONG,EVEX,PROT,APX,X86_64 */
        {I_PUSH2P, 2, {REG_GPR|BITS64|COLON,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+13073, 344, 2228},
};

static const struct itemplate instrux_POP2[2] = {
    /*   0 : POP2 reg64,reg64 [vm:       o64nw evex.nd1.l0.np.m4.w0 8f /0  ] LONG,PROT,APX,X86_64 */
        /* 323 240(f4 7c 18) 300 001(8f) 210 : NWSIZE,LONG,EVEX,PROT,APX,X86_64 */
        {I_POP2, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+13083, 344, 2234},
    /*   1 : POP2 reg64:reg64 [mv:       o64nw evex.nd1.l0.np.m4.w0 8f /0  ] ND,LONG,PROT,APX,X86_64 */
        /* 323 241(f4 7c 18) 300 001(8f) 200 : NWSIZE,LONG,EVEX,PROT,APX,X86_64 */
        {I_POP2, 2, {REG_GPR|BITS64|COLON,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+13093, 344, 2235},
};

static const struct itemplate instrux_POP2P[2] = {
    /*   0 : POP2P reg64,reg64 [vm:       o64nw evex.nd1.l0.np.m4.w1 8f /0  ] LONG,PROT,APX,X86_64 */
        /* 323 240(f4 fc 18) 300 001(8f) 210 : NWSIZE,LONG,EVEX,PROT,APX,X86_64 */
        {I_POP2P, 2, {REG_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+13103, 344, 2236},
    /*   1 : POP2P reg64:reg64 [mv:       o64nw evex.nd1.l0.np.m4.w1 8f /0  ] ND,LONG,PROT,APX,X86_64 */
        /* 323 241(f4 fc 18) 300 001(8f) 200 : NWSIZE,LONG,EVEX,PROT,APX,X86_64 */
        {I_POP2P, 2, {REG_GPR|BITS64|COLON,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+13113, 344, 2237},
};

static const struct itemplate instrux_PXOR[2] = {
    /*   0 : PXOR mmxreg,mmxrm [rm:       np 0f ef /r                       ] AR0-1,SQ,MMX,PENT */
        /* 360 355 001(ef) 110 : AR0,AR1,SQ,MMX,PENT */
        {I_PXOR, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+68007, 334, 2241},
    /*   1 : PXOR xmmreg,xmmrm [rm:       66 0f ef /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(ef) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PXOR, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69099, 380, 2580},
};

static const struct itemplate instrux_SKINIT[1] = {
    /*   0 : SKINIT void [          0f 01 de                          ] LONG,PROT,X86_64 */
        /* 355 002(01 de) : LONG,PROT,X86_64 */
        {I_SKINIT, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72369, 24, 2242},
};

static const struct itemplate instrux_UD0[4] = {
    /*   0 : UD0 reg16,rm16 [rm:       o16 0f ff /r                      ] SM0-1,186 */
        /* 320 355 001(ff) 110 : SM0,SM1,186 */
        {I_UD0, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68013, 345, 2246},
    /*   1 : UD0 reg32,rm32 [rm:       o32 0f ff /r                      ] SM0-1,386 */
        /* 321 355 001(ff) 110 : SM0,SM1,386 */
        {I_UD0, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68019, 13, 2247},
    /*   2 : UD0 reg64,rm64 [rm:       o64 0f ff /r                      ] SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(ff) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_UD0, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68025, 14, 2248},
    /*   3 : UD0 void [          0f ff                             ] 186 */
        /* 355 001(ff) : 186 */
        {I_UD0, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73428, 245, 2249},
};

static const struct itemplate instrux_UD1[4] = {
    /*   0 : UD1 reg16,rm16 [rm:       o16 0f b9 /r                      ] SM0-1,186 */
        /* 320 355 001(b9) 110 : SM0,SM1,186 */
        {I_UD1, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68031, 345, 2250},
    /*   1 : UD1 reg32,rm32 [rm:       o32 0f b9 /r                      ] SM0-1,386 */
        /* 321 355 001(b9) 110 : SM0,SM1,386 */
        {I_UD1, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68037, 13, 2251},
    /*   2 : UD1 reg64,rm64 [rm:       o64 0f b9 /r                      ] SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(b9) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_UD1, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68043, 14, 2252},
    /*   3 : UD1 void [          0f b9                             ] 186 */
        /* 355 001(b9) : 186 */
        {I_UD1, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73432, 245, 2253},
};

static const struct itemplate instrux_UD2B[4] = {
    /*   0 : UD2B reg16,rm16 [rm:       o16 0f b9 /r                      ] SM0,ND,SM1,186 */
        /* 320 355 001(b9) 110 : SM0,SM1,186 */
        {I_UD2B, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68031, 345, 2254},
    /*   1 : UD2B reg32,rm32 [rm:       o32 0f b9 /r                      ] ND,SM0-1,386 */
        /* 321 355 001(b9) 110 : SM0,SM1,386 */
        {I_UD2B, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68037, 13, 2255},
    /*   2 : UD2B reg64,rm64 [rm:       o64 0f b9 /r                      ] ND,SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(b9) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_UD2B, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68043, 14, 2256},
    /*   3 : UD2B void [          0f b9                             ] ND,186 */
        /* 355 001(b9) : 186 */
        {I_UD2B, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73432, 245, 2257},
};

static const struct itemplate instrux_UD2[4] = {
    /*   0 : UD2 void [          0f 0b                             ] 186 */
        /* 355 001(0b) : 186 */
        {I_UD2, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73436, 245, 2259},
    /*   1 : UD2 reg16,rm16 [rm:       o16 0f 0b /r                      ] SM0,ND,SM1,186 */
        /* 320 355 001(0b) 110 : SM0,SM1,186 */
        {I_UD2, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68049, 345, 2260},
    /*   2 : UD2 reg32,rm32 [rm:       o32 0f 0b /r                      ] ND,SM0-1,386 */
        /* 321 355 001(0b) 110 : SM0,SM1,386 */
        {I_UD2, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68055, 13, 2261},
    /*   3 : UD2 reg64,rm64 [rm:       o64 0f 0b /r                      ] SM0,ND,SM1,LONG,PROT,X86_64 */
        /* 324 355 001(0b) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_UD2, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68061, 14, 2262},
};

static const struct itemplate instrux_UD2A[4] = {
    /*   0 : UD2A void [          0f 0b                             ] ND,186 */
        /* 355 001(0b) : 186 */
        {I_UD2A, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73436, 245, 2263},
    /*   1 : UD2A reg16,rm16 [rm:       o16 0f 0b /r                      ] ND,186 */
        /* 320 355 001(0b) 110 : 186 */
        {I_UD2A, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68049, 245, 2264},
    /*   2 : UD2A reg32,rm32 [rm:       o32 0f 0b /r                      ] ND,386 */
        /* 321 355 001(0b) 110 : 386 */
        {I_UD2A, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68055, 3, 2265},
    /*   3 : UD2A reg64,rm64 [rm:       o64 0f 0b /r                      ] ND,LONG,PROT,X86_64 */
        /* 324 355 001(0b) 110 : LONG,PROT,X86_64 */
        {I_UD2A, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68061, 24, 2266},
};

static const struct itemplate instrux_UDB[1] = {
    /*   0 : UDB void [          d6                                ] LONG,PROT,X86_64 */
        /* 001(d6) : LONG,PROT,X86_64 */
        {I_UDB, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72531, 24, 2268},
};

static const struct itemplate instrux_FWAIT[1] = {
    /*   0 : FWAIT void [          wait                              ] 8086 */
        /* 341 : 8086 */
        {I_FWAIT, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73362, 23, 2270},
};

static const struct itemplate instrux_XLATB[1] = {
    /*   0 : XLATB void [          d7                                ] 8086 */
        /* 001(d7) : 8086 */
        {I_XLATB, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70098, 23, 2272},
};

static const struct itemplate instrux_XLAT[1] = {
    /*   0 : XLAT void [          d7                                ] ND,8086 */
        /* 001(d7) : 8086 */
        {I_XLAT, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70098, 23, 2273},
};

static const struct itemplate instrux_CCMP[15] = {
    /*   0 : CCMP spec4,rm8,reg8 [wmr:      evex.scc11.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0b) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMP, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24709, 346, 2275},
    /*   1 : CCMP spec4,rm16,reg16 [wmr:      evex.scc11.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0b) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMP, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13123, 347, 2276},
    /*   2 : CCMP spec4,rm32,reg32 [wmr:      evex.scc11.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0b) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMP, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13283, 348, 2277},
    /*   3 : CCMP spec4,rm64,reg64 [wmr:      evex.scc11.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0b) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMP, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13443, 348, 2278},
    /*   4 : CCMP spec4,reg8,rm8 [wrm:      evex.scc11.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0b) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMP, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24853, 346, 2279},
    /*   5 : CCMP spec4,reg16,rm16 [wrm:      evex.scc11.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0b) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMP, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13603, 347, 2280},
    /*   6 : CCMP spec4,reg32,rm32 [wrm:      evex.scc11.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0b) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMP, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13763, 348, 2281},
    /*   7 : CCMP spec4,reg64,rm64 [wrm:      evex.scc11.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0b) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMP, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13923, 348, 2282},
    /*   8 : CCMP spec4,rm16,sbyteword16 [wmi:      evex.scc11.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0b) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMP, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2367, 347, 2283},
    /*   9 : CCMP spec4,rm32,sbytedword32 [wmi:      evex.scc11.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0b) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMP, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2543, 348, 2284},
    /*  10 : CCMP spec4,rm64,sbytedword64 [wmi:      evex.scc11.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0b) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMP, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2719, 348, 2285},
    /*  11 : CCMP spec4,rm8,imm8 [wmi:      evex.scc11.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0b) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMP, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14083, 346, 2286},
    /*  12 : CCMP spec4,rm16,imm16 [wmi:      evex.scc11.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0b) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMP, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2895, 347, 2287},
    /*  13 : CCMP spec4,rm32,imm32 [wmi:      evex.scc11.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0b) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMP, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3071, 348, 2288},
    /*  14 : CCMP spec4,rm64,sdword64 [wmi:      evex.scc11.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0b) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMP, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3247, 348, 2289},
};

static const struct itemplate instrux_CCMPA[15] = {
    /*   0 : CCMPA spec4,rm8,reg8 [wmr:      evex.scc7.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 07) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24718, 346, 2275},
    /*   1 : CCMPA spec4,rm16,reg16 [wmr:      evex.scc7.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 07) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13133, 347, 2276},
    /*   2 : CCMPA spec4,rm32,reg32 [wmr:      evex.scc7.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 07) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13293, 348, 2277},
    /*   3 : CCMPA spec4,rm64,reg64 [wmr:      evex.scc7.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 07) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13453, 348, 2278},
    /*   4 : CCMPA spec4,reg8,rm8 [wrm:      evex.scc7.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 07) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPA, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24862, 346, 2279},
    /*   5 : CCMPA spec4,reg16,rm16 [wrm:      evex.scc7.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 07) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPA, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13613, 347, 2280},
    /*   6 : CCMPA spec4,reg32,rm32 [wrm:      evex.scc7.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 07) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPA, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13773, 348, 2281},
    /*   7 : CCMPA spec4,reg64,rm64 [wrm:      evex.scc7.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 07) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPA, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13933, 348, 2282},
    /*   8 : CCMPA spec4,rm16,sbyteword16 [wmi:      evex.scc7.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 07) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2378, 347, 2283},
    /*   9 : CCMPA spec4,rm32,sbytedword32 [wmi:      evex.scc7.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 07) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2554, 348, 2284},
    /*  10 : CCMPA spec4,rm64,sbytedword64 [wmi:      evex.scc7.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 07) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2730, 348, 2285},
    /*  11 : CCMPA spec4,rm8,imm8 [wmi:      evex.scc7.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 07) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14093, 346, 2286},
    /*  12 : CCMPA spec4,rm16,imm16 [wmi:      evex.scc7.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 07) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2906, 347, 2287},
    /*  13 : CCMPA spec4,rm32,imm32 [wmi:      evex.scc7.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 07) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3082, 348, 2288},
    /*  14 : CCMPA spec4,rm64,sdword64 [wmi:      evex.scc7.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 07) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3258, 348, 2289},
};

static const struct itemplate instrux_CCMPAE[15] = {
    /*   0 : CCMPAE spec4,rm8,reg8 [wmr:      evex.scc3.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24727, 346, 2275},
    /*   1 : CCMPAE spec4,rm16,reg16 [wmr:      evex.scc3.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 03) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13143, 347, 2276},
    /*   2 : CCMPAE spec4,rm32,reg32 [wmr:      evex.scc3.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13303, 348, 2277},
    /*   3 : CCMPAE spec4,rm64,reg64 [wmr:      evex.scc3.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 03) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13463, 348, 2278},
    /*   4 : CCMPAE spec4,reg8,rm8 [wrm:      evex.scc3.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPAE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24871, 346, 2279},
    /*   5 : CCMPAE spec4,reg16,rm16 [wrm:      evex.scc3.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 03) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPAE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13623, 347, 2280},
    /*   6 : CCMPAE spec4,reg32,rm32 [wrm:      evex.scc3.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPAE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13783, 348, 2281},
    /*   7 : CCMPAE spec4,reg64,rm64 [wrm:      evex.scc3.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 03) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPAE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13943, 348, 2282},
    /*   8 : CCMPAE spec4,rm16,sbyteword16 [wmi:      evex.scc3.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 03) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2389, 347, 2283},
    /*   9 : CCMPAE spec4,rm32,sbytedword32 [wmi:      evex.scc3.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2565, 348, 2284},
    /*  10 : CCMPAE spec4,rm64,sbytedword64 [wmi:      evex.scc3.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 03) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2741, 348, 2285},
    /*  11 : CCMPAE spec4,rm8,imm8 [wmi:      evex.scc3.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14103, 346, 2286},
    /*  12 : CCMPAE spec4,rm16,imm16 [wmi:      evex.scc3.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 03) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2917, 347, 2287},
    /*  13 : CCMPAE spec4,rm32,imm32 [wmi:      evex.scc3.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3093, 348, 2288},
    /*  14 : CCMPAE spec4,rm64,sdword64 [wmi:      evex.scc3.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 03) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3269, 348, 2289},
};

static const struct itemplate instrux_CCMPB[15] = {
    /*   0 : CCMPB spec4,rm8,reg8 [wmr:      evex.scc2.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24736, 346, 2275},
    /*   1 : CCMPB spec4,rm16,reg16 [wmr:      evex.scc2.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 02) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13153, 347, 2276},
    /*   2 : CCMPB spec4,rm32,reg32 [wmr:      evex.scc2.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13313, 348, 2277},
    /*   3 : CCMPB spec4,rm64,reg64 [wmr:      evex.scc2.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 02) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13473, 348, 2278},
    /*   4 : CCMPB spec4,reg8,rm8 [wrm:      evex.scc2.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPB, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24880, 346, 2279},
    /*   5 : CCMPB spec4,reg16,rm16 [wrm:      evex.scc2.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 02) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPB, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13633, 347, 2280},
    /*   6 : CCMPB spec4,reg32,rm32 [wrm:      evex.scc2.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPB, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13793, 348, 2281},
    /*   7 : CCMPB spec4,reg64,rm64 [wrm:      evex.scc2.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 02) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPB, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13953, 348, 2282},
    /*   8 : CCMPB spec4,rm16,sbyteword16 [wmi:      evex.scc2.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 02) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2400, 347, 2283},
    /*   9 : CCMPB spec4,rm32,sbytedword32 [wmi:      evex.scc2.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2576, 348, 2284},
    /*  10 : CCMPB spec4,rm64,sbytedword64 [wmi:      evex.scc2.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 02) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2752, 348, 2285},
    /*  11 : CCMPB spec4,rm8,imm8 [wmi:      evex.scc2.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14113, 346, 2286},
    /*  12 : CCMPB spec4,rm16,imm16 [wmi:      evex.scc2.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 02) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2928, 347, 2287},
    /*  13 : CCMPB spec4,rm32,imm32 [wmi:      evex.scc2.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3104, 348, 2288},
    /*  14 : CCMPB spec4,rm64,sdword64 [wmi:      evex.scc2.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 02) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3280, 348, 2289},
};

static const struct itemplate instrux_CCMPBE[15] = {
    /*   0 : CCMPBE spec4,rm8,reg8 [wmr:      evex.scc6.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 06) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24745, 346, 2275},
    /*   1 : CCMPBE spec4,rm16,reg16 [wmr:      evex.scc6.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 06) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13163, 347, 2276},
    /*   2 : CCMPBE spec4,rm32,reg32 [wmr:      evex.scc6.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 06) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13323, 348, 2277},
    /*   3 : CCMPBE spec4,rm64,reg64 [wmr:      evex.scc6.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 06) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13483, 348, 2278},
    /*   4 : CCMPBE spec4,reg8,rm8 [wrm:      evex.scc6.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 06) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPBE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24889, 346, 2279},
    /*   5 : CCMPBE spec4,reg16,rm16 [wrm:      evex.scc6.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 06) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPBE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13643, 347, 2280},
    /*   6 : CCMPBE spec4,reg32,rm32 [wrm:      evex.scc6.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 06) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPBE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13803, 348, 2281},
    /*   7 : CCMPBE spec4,reg64,rm64 [wrm:      evex.scc6.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 06) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPBE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13963, 348, 2282},
    /*   8 : CCMPBE spec4,rm16,sbyteword16 [wmi:      evex.scc6.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 06) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2411, 347, 2283},
    /*   9 : CCMPBE spec4,rm32,sbytedword32 [wmi:      evex.scc6.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 06) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2587, 348, 2284},
    /*  10 : CCMPBE spec4,rm64,sbytedword64 [wmi:      evex.scc6.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 06) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2763, 348, 2285},
    /*  11 : CCMPBE spec4,rm8,imm8 [wmi:      evex.scc6.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 06) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14123, 346, 2286},
    /*  12 : CCMPBE spec4,rm16,imm16 [wmi:      evex.scc6.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 06) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2939, 347, 2287},
    /*  13 : CCMPBE spec4,rm32,imm32 [wmi:      evex.scc6.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 06) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3115, 348, 2288},
    /*  14 : CCMPBE spec4,rm64,sdword64 [wmi:      evex.scc6.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 06) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3291, 348, 2289},
};

static const struct itemplate instrux_CCMPC[15] = {
    /*   0 : CCMPC spec4,rm8,reg8 [wmr:      evex.scc2.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 02) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24736, 346, 2275},
    /*   1 : CCMPC spec4,rm16,reg16 [wmr:      evex.scc2.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 02) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13153, 347, 2276},
    /*   2 : CCMPC spec4,rm32,reg32 [wmr:      evex.scc2.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 02) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13313, 348, 2277},
    /*   3 : CCMPC spec4,rm64,reg64 [wmr:      evex.scc2.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 02) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13473, 348, 2278},
    /*   4 : CCMPC spec4,reg8,rm8 [wrm:      evex.scc2.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 02) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPC, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24880, 346, 2279},
    /*   5 : CCMPC spec4,reg16,rm16 [wrm:      evex.scc2.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 02) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPC, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13633, 347, 2280},
    /*   6 : CCMPC spec4,reg32,rm32 [wrm:      evex.scc2.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 02) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPC, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13793, 348, 2281},
    /*   7 : CCMPC spec4,reg64,rm64 [wrm:      evex.scc2.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 02) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPC, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13953, 348, 2282},
    /*   8 : CCMPC spec4,rm16,sbyteword16 [wmi:      evex.scc2.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 02) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2400, 347, 2283},
    /*   9 : CCMPC spec4,rm32,sbytedword32 [wmi:      evex.scc2.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 02) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2576, 348, 2284},
    /*  10 : CCMPC spec4,rm64,sbytedword64 [wmi:      evex.scc2.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 02) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2752, 348, 2285},
    /*  11 : CCMPC spec4,rm8,imm8 [wmi:      evex.scc2.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 02) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14113, 346, 2286},
    /*  12 : CCMPC spec4,rm16,imm16 [wmi:      evex.scc2.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 02) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2928, 347, 2287},
    /*  13 : CCMPC spec4,rm32,imm32 [wmi:      evex.scc2.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 02) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3104, 348, 2288},
    /*  14 : CCMPC spec4,rm64,sdword64 [wmi:      evex.scc2.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 02) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3280, 348, 2289},
};

static const struct itemplate instrux_CCMPE[15] = {
    /*   0 : CCMPE spec4,rm8,reg8 [wmr:      evex.scc4.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 04) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24754, 346, 2275},
    /*   1 : CCMPE spec4,rm16,reg16 [wmr:      evex.scc4.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 04) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13173, 347, 2276},
    /*   2 : CCMPE spec4,rm32,reg32 [wmr:      evex.scc4.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 04) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13333, 348, 2277},
    /*   3 : CCMPE spec4,rm64,reg64 [wmr:      evex.scc4.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 04) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13493, 348, 2278},
    /*   4 : CCMPE spec4,reg8,rm8 [wrm:      evex.scc4.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 04) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24898, 346, 2279},
    /*   5 : CCMPE spec4,reg16,rm16 [wrm:      evex.scc4.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 04) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13653, 347, 2280},
    /*   6 : CCMPE spec4,reg32,rm32 [wrm:      evex.scc4.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 04) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13813, 348, 2281},
    /*   7 : CCMPE spec4,reg64,rm64 [wrm:      evex.scc4.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 04) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13973, 348, 2282},
    /*   8 : CCMPE spec4,rm16,sbyteword16 [wmi:      evex.scc4.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 04) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2422, 347, 2283},
    /*   9 : CCMPE spec4,rm32,sbytedword32 [wmi:      evex.scc4.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 04) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2598, 348, 2284},
    /*  10 : CCMPE spec4,rm64,sbytedword64 [wmi:      evex.scc4.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 04) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2774, 348, 2285},
    /*  11 : CCMPE spec4,rm8,imm8 [wmi:      evex.scc4.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 04) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14133, 346, 2286},
    /*  12 : CCMPE spec4,rm16,imm16 [wmi:      evex.scc4.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 04) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2950, 347, 2287},
    /*  13 : CCMPE spec4,rm32,imm32 [wmi:      evex.scc4.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 04) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3126, 348, 2288},
    /*  14 : CCMPE spec4,rm64,sdword64 [wmi:      evex.scc4.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 04) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3302, 348, 2289},
};

static const struct itemplate instrux_CCMPF[15] = {
    /*   0 : CCMPF spec4,rm8,reg8 [wmr:      evex.scc11.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0b) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24709, 346, 2275},
    /*   1 : CCMPF spec4,rm16,reg16 [wmr:      evex.scc11.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0b) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13123, 347, 2276},
    /*   2 : CCMPF spec4,rm32,reg32 [wmr:      evex.scc11.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0b) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13283, 348, 2277},
    /*   3 : CCMPF spec4,rm64,reg64 [wmr:      evex.scc11.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0b) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13443, 348, 2278},
    /*   4 : CCMPF spec4,reg8,rm8 [wrm:      evex.scc11.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0b) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPF, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24853, 346, 2279},
    /*   5 : CCMPF spec4,reg16,rm16 [wrm:      evex.scc11.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0b) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPF, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13603, 347, 2280},
    /*   6 : CCMPF spec4,reg32,rm32 [wrm:      evex.scc11.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0b) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPF, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13763, 348, 2281},
    /*   7 : CCMPF spec4,reg64,rm64 [wrm:      evex.scc11.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0b) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPF, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13923, 348, 2282},
    /*   8 : CCMPF spec4,rm16,sbyteword16 [wmi:      evex.scc11.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0b) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2367, 347, 2283},
    /*   9 : CCMPF spec4,rm32,sbytedword32 [wmi:      evex.scc11.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0b) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2543, 348, 2284},
    /*  10 : CCMPF spec4,rm64,sbytedword64 [wmi:      evex.scc11.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0b) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2719, 348, 2285},
    /*  11 : CCMPF spec4,rm8,imm8 [wmi:      evex.scc11.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0b) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14083, 346, 2286},
    /*  12 : CCMPF spec4,rm16,imm16 [wmi:      evex.scc11.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0b) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2895, 347, 2287},
    /*  13 : CCMPF spec4,rm32,imm32 [wmi:      evex.scc11.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0b) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3071, 348, 2288},
    /*  14 : CCMPF spec4,rm64,sdword64 [wmi:      evex.scc11.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0b) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3247, 348, 2289},
};

static const struct itemplate instrux_CCMPG[15] = {
    /*   0 : CCMPG spec4,rm8,reg8 [wmr:      evex.scc15.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0f) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24763, 346, 2275},
    /*   1 : CCMPG spec4,rm16,reg16 [wmr:      evex.scc15.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0f) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13183, 347, 2276},
    /*   2 : CCMPG spec4,rm32,reg32 [wmr:      evex.scc15.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0f) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13343, 348, 2277},
    /*   3 : CCMPG spec4,rm64,reg64 [wmr:      evex.scc15.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0f) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13503, 348, 2278},
    /*   4 : CCMPG spec4,reg8,rm8 [wrm:      evex.scc15.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0f) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPG, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24907, 346, 2279},
    /*   5 : CCMPG spec4,reg16,rm16 [wrm:      evex.scc15.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0f) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPG, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13663, 347, 2280},
    /*   6 : CCMPG spec4,reg32,rm32 [wrm:      evex.scc15.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0f) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPG, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13823, 348, 2281},
    /*   7 : CCMPG spec4,reg64,rm64 [wrm:      evex.scc15.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0f) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPG, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13983, 348, 2282},
    /*   8 : CCMPG spec4,rm16,sbyteword16 [wmi:      evex.scc15.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0f) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2433, 347, 2283},
    /*   9 : CCMPG spec4,rm32,sbytedword32 [wmi:      evex.scc15.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0f) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2609, 348, 2284},
    /*  10 : CCMPG spec4,rm64,sbytedword64 [wmi:      evex.scc15.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0f) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2785, 348, 2285},
    /*  11 : CCMPG spec4,rm8,imm8 [wmi:      evex.scc15.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0f) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14143, 346, 2286},
    /*  12 : CCMPG spec4,rm16,imm16 [wmi:      evex.scc15.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0f) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2961, 347, 2287},
    /*  13 : CCMPG spec4,rm32,imm32 [wmi:      evex.scc15.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0f) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3137, 348, 2288},
    /*  14 : CCMPG spec4,rm64,sdword64 [wmi:      evex.scc15.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0f) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3313, 348, 2289},
};

static const struct itemplate instrux_CCMPGE[15] = {
    /*   0 : CCMPGE spec4,rm8,reg8 [wmr:      evex.scc13.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0d) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24772, 346, 2275},
    /*   1 : CCMPGE spec4,rm16,reg16 [wmr:      evex.scc13.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0d) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13193, 347, 2276},
    /*   2 : CCMPGE spec4,rm32,reg32 [wmr:      evex.scc13.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0d) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13353, 348, 2277},
    /*   3 : CCMPGE spec4,rm64,reg64 [wmr:      evex.scc13.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0d) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13513, 348, 2278},
    /*   4 : CCMPGE spec4,reg8,rm8 [wrm:      evex.scc13.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0d) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPGE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24916, 346, 2279},
    /*   5 : CCMPGE spec4,reg16,rm16 [wrm:      evex.scc13.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0d) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPGE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13673, 347, 2280},
    /*   6 : CCMPGE spec4,reg32,rm32 [wrm:      evex.scc13.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0d) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPGE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13833, 348, 2281},
    /*   7 : CCMPGE spec4,reg64,rm64 [wrm:      evex.scc13.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0d) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPGE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13993, 348, 2282},
    /*   8 : CCMPGE spec4,rm16,sbyteword16 [wmi:      evex.scc13.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0d) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2444, 347, 2283},
    /*   9 : CCMPGE spec4,rm32,sbytedword32 [wmi:      evex.scc13.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0d) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2620, 348, 2284},
    /*  10 : CCMPGE spec4,rm64,sbytedword64 [wmi:      evex.scc13.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0d) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2796, 348, 2285},
    /*  11 : CCMPGE spec4,rm8,imm8 [wmi:      evex.scc13.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0d) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14153, 346, 2286},
    /*  12 : CCMPGE spec4,rm16,imm16 [wmi:      evex.scc13.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0d) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2972, 347, 2287},
    /*  13 : CCMPGE spec4,rm32,imm32 [wmi:      evex.scc13.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0d) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3148, 348, 2288},
    /*  14 : CCMPGE spec4,rm64,sdword64 [wmi:      evex.scc13.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0d) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3324, 348, 2289},
};

static const struct itemplate instrux_CCMPL[15] = {
    /*   0 : CCMPL spec4,rm8,reg8 [wmr:      evex.scc12.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0c) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24781, 346, 2275},
    /*   1 : CCMPL spec4,rm16,reg16 [wmr:      evex.scc12.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0c) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13203, 347, 2276},
    /*   2 : CCMPL spec4,rm32,reg32 [wmr:      evex.scc12.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0c) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13363, 348, 2277},
    /*   3 : CCMPL spec4,rm64,reg64 [wmr:      evex.scc12.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0c) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13523, 348, 2278},
    /*   4 : CCMPL spec4,reg8,rm8 [wrm:      evex.scc12.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0c) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPL, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24925, 346, 2279},
    /*   5 : CCMPL spec4,reg16,rm16 [wrm:      evex.scc12.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0c) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPL, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13683, 347, 2280},
    /*   6 : CCMPL spec4,reg32,rm32 [wrm:      evex.scc12.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0c) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPL, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13843, 348, 2281},
    /*   7 : CCMPL spec4,reg64,rm64 [wrm:      evex.scc12.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0c) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPL, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14003, 348, 2282},
    /*   8 : CCMPL spec4,rm16,sbyteword16 [wmi:      evex.scc12.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0c) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2455, 347, 2283},
    /*   9 : CCMPL spec4,rm32,sbytedword32 [wmi:      evex.scc12.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0c) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2631, 348, 2284},
    /*  10 : CCMPL spec4,rm64,sbytedword64 [wmi:      evex.scc12.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0c) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2807, 348, 2285},
    /*  11 : CCMPL spec4,rm8,imm8 [wmi:      evex.scc12.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0c) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14163, 346, 2286},
    /*  12 : CCMPL spec4,rm16,imm16 [wmi:      evex.scc12.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0c) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2983, 347, 2287},
    /*  13 : CCMPL spec4,rm32,imm32 [wmi:      evex.scc12.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0c) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3159, 348, 2288},
    /*  14 : CCMPL spec4,rm64,sdword64 [wmi:      evex.scc12.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0c) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3335, 348, 2289},
};

static const struct itemplate instrux_CCMPLE[15] = {
    /*   0 : CCMPLE spec4,rm8,reg8 [wmr:      evex.scc14.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0e) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24790, 346, 2275},
    /*   1 : CCMPLE spec4,rm16,reg16 [wmr:      evex.scc14.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0e) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13213, 347, 2276},
    /*   2 : CCMPLE spec4,rm32,reg32 [wmr:      evex.scc14.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0e) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13373, 348, 2277},
    /*   3 : CCMPLE spec4,rm64,reg64 [wmr:      evex.scc14.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0e) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13533, 348, 2278},
    /*   4 : CCMPLE spec4,reg8,rm8 [wrm:      evex.scc14.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0e) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPLE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24934, 346, 2279},
    /*   5 : CCMPLE spec4,reg16,rm16 [wrm:      evex.scc14.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0e) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPLE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13693, 347, 2280},
    /*   6 : CCMPLE spec4,reg32,rm32 [wrm:      evex.scc14.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0e) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPLE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13853, 348, 2281},
    /*   7 : CCMPLE spec4,reg64,rm64 [wrm:      evex.scc14.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0e) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPLE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14013, 348, 2282},
    /*   8 : CCMPLE spec4,rm16,sbyteword16 [wmi:      evex.scc14.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0e) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2466, 347, 2283},
    /*   9 : CCMPLE spec4,rm32,sbytedword32 [wmi:      evex.scc14.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0e) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2642, 348, 2284},
    /*  10 : CCMPLE spec4,rm64,sbytedword64 [wmi:      evex.scc14.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0e) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2818, 348, 2285},
    /*  11 : CCMPLE spec4,rm8,imm8 [wmi:      evex.scc14.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0e) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14173, 346, 2286},
    /*  12 : CCMPLE spec4,rm16,imm16 [wmi:      evex.scc14.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0e) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2994, 347, 2287},
    /*  13 : CCMPLE spec4,rm32,imm32 [wmi:      evex.scc14.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0e) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3170, 348, 2288},
    /*  14 : CCMPLE spec4,rm64,sdword64 [wmi:      evex.scc14.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0e) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3346, 348, 2289},
};

static const struct itemplate instrux_CCMPNA[15] = {
    /*   0 : CCMPNA spec4,rm8,reg8 [wmr:      evex.scc6.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 06) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24745, 346, 2275},
    /*   1 : CCMPNA spec4,rm16,reg16 [wmr:      evex.scc6.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 06) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13163, 347, 2276},
    /*   2 : CCMPNA spec4,rm32,reg32 [wmr:      evex.scc6.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 06) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13323, 348, 2277},
    /*   3 : CCMPNA spec4,rm64,reg64 [wmr:      evex.scc6.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 06) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13483, 348, 2278},
    /*   4 : CCMPNA spec4,reg8,rm8 [wrm:      evex.scc6.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 06) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNA, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24889, 346, 2279},
    /*   5 : CCMPNA spec4,reg16,rm16 [wrm:      evex.scc6.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 06) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNA, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13643, 347, 2280},
    /*   6 : CCMPNA spec4,reg32,rm32 [wrm:      evex.scc6.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 06) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNA, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13803, 348, 2281},
    /*   7 : CCMPNA spec4,reg64,rm64 [wrm:      evex.scc6.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 06) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNA, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13963, 348, 2282},
    /*   8 : CCMPNA spec4,rm16,sbyteword16 [wmi:      evex.scc6.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 06) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2411, 347, 2283},
    /*   9 : CCMPNA spec4,rm32,sbytedword32 [wmi:      evex.scc6.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 06) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2587, 348, 2284},
    /*  10 : CCMPNA spec4,rm64,sbytedword64 [wmi:      evex.scc6.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 06) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2763, 348, 2285},
    /*  11 : CCMPNA spec4,rm8,imm8 [wmi:      evex.scc6.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 06) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14123, 346, 2286},
    /*  12 : CCMPNA spec4,rm16,imm16 [wmi:      evex.scc6.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 06) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2939, 347, 2287},
    /*  13 : CCMPNA spec4,rm32,imm32 [wmi:      evex.scc6.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 06) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3115, 348, 2288},
    /*  14 : CCMPNA spec4,rm64,sdword64 [wmi:      evex.scc6.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 06) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3291, 348, 2289},
};

static const struct itemplate instrux_CCMPNAE[15] = {
    /*   0 : CCMPNAE spec4,rm8,reg8 [wmr:      evex.scc2.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24736, 346, 2275},
    /*   1 : CCMPNAE spec4,rm16,reg16 [wmr:      evex.scc2.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 02) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13153, 347, 2276},
    /*   2 : CCMPNAE spec4,rm32,reg32 [wmr:      evex.scc2.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13313, 348, 2277},
    /*   3 : CCMPNAE spec4,rm64,reg64 [wmr:      evex.scc2.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 02) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13473, 348, 2278},
    /*   4 : CCMPNAE spec4,reg8,rm8 [wrm:      evex.scc2.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNAE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24880, 346, 2279},
    /*   5 : CCMPNAE spec4,reg16,rm16 [wrm:      evex.scc2.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 02) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNAE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13633, 347, 2280},
    /*   6 : CCMPNAE spec4,reg32,rm32 [wrm:      evex.scc2.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNAE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13793, 348, 2281},
    /*   7 : CCMPNAE spec4,reg64,rm64 [wrm:      evex.scc2.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 02) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNAE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13953, 348, 2282},
    /*   8 : CCMPNAE spec4,rm16,sbyteword16 [wmi:      evex.scc2.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 02) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2400, 347, 2283},
    /*   9 : CCMPNAE spec4,rm32,sbytedword32 [wmi:      evex.scc2.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2576, 348, 2284},
    /*  10 : CCMPNAE spec4,rm64,sbytedword64 [wmi:      evex.scc2.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 02) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2752, 348, 2285},
    /*  11 : CCMPNAE spec4,rm8,imm8 [wmi:      evex.scc2.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14113, 346, 2286},
    /*  12 : CCMPNAE spec4,rm16,imm16 [wmi:      evex.scc2.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 02) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2928, 347, 2287},
    /*  13 : CCMPNAE spec4,rm32,imm32 [wmi:      evex.scc2.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3104, 348, 2288},
    /*  14 : CCMPNAE spec4,rm64,sdword64 [wmi:      evex.scc2.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 02) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3280, 348, 2289},
};

static const struct itemplate instrux_CCMPNB[15] = {
    /*   0 : CCMPNB spec4,rm8,reg8 [wmr:      evex.scc3.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24727, 346, 2275},
    /*   1 : CCMPNB spec4,rm16,reg16 [wmr:      evex.scc3.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 03) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13143, 347, 2276},
    /*   2 : CCMPNB spec4,rm32,reg32 [wmr:      evex.scc3.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13303, 348, 2277},
    /*   3 : CCMPNB spec4,rm64,reg64 [wmr:      evex.scc3.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 03) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13463, 348, 2278},
    /*   4 : CCMPNB spec4,reg8,rm8 [wrm:      evex.scc3.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNB, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24871, 346, 2279},
    /*   5 : CCMPNB spec4,reg16,rm16 [wrm:      evex.scc3.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 03) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNB, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13623, 347, 2280},
    /*   6 : CCMPNB spec4,reg32,rm32 [wrm:      evex.scc3.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNB, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13783, 348, 2281},
    /*   7 : CCMPNB spec4,reg64,rm64 [wrm:      evex.scc3.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 03) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNB, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13943, 348, 2282},
    /*   8 : CCMPNB spec4,rm16,sbyteword16 [wmi:      evex.scc3.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 03) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2389, 347, 2283},
    /*   9 : CCMPNB spec4,rm32,sbytedword32 [wmi:      evex.scc3.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2565, 348, 2284},
    /*  10 : CCMPNB spec4,rm64,sbytedword64 [wmi:      evex.scc3.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 03) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2741, 348, 2285},
    /*  11 : CCMPNB spec4,rm8,imm8 [wmi:      evex.scc3.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14103, 346, 2286},
    /*  12 : CCMPNB spec4,rm16,imm16 [wmi:      evex.scc3.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 03) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2917, 347, 2287},
    /*  13 : CCMPNB spec4,rm32,imm32 [wmi:      evex.scc3.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3093, 348, 2288},
    /*  14 : CCMPNB spec4,rm64,sdword64 [wmi:      evex.scc3.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 03) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3269, 348, 2289},
};

static const struct itemplate instrux_CCMPNBE[15] = {
    /*   0 : CCMPNBE spec4,rm8,reg8 [wmr:      evex.scc7.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 07) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24718, 346, 2275},
    /*   1 : CCMPNBE spec4,rm16,reg16 [wmr:      evex.scc7.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 07) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13133, 347, 2276},
    /*   2 : CCMPNBE spec4,rm32,reg32 [wmr:      evex.scc7.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 07) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13293, 348, 2277},
    /*   3 : CCMPNBE spec4,rm64,reg64 [wmr:      evex.scc7.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 07) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13453, 348, 2278},
    /*   4 : CCMPNBE spec4,reg8,rm8 [wrm:      evex.scc7.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 07) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNBE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24862, 346, 2279},
    /*   5 : CCMPNBE spec4,reg16,rm16 [wrm:      evex.scc7.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 07) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNBE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13613, 347, 2280},
    /*   6 : CCMPNBE spec4,reg32,rm32 [wrm:      evex.scc7.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 07) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNBE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13773, 348, 2281},
    /*   7 : CCMPNBE spec4,reg64,rm64 [wrm:      evex.scc7.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 07) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNBE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13933, 348, 2282},
    /*   8 : CCMPNBE spec4,rm16,sbyteword16 [wmi:      evex.scc7.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 07) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2378, 347, 2283},
    /*   9 : CCMPNBE spec4,rm32,sbytedword32 [wmi:      evex.scc7.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 07) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2554, 348, 2284},
    /*  10 : CCMPNBE spec4,rm64,sbytedword64 [wmi:      evex.scc7.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 07) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2730, 348, 2285},
    /*  11 : CCMPNBE spec4,rm8,imm8 [wmi:      evex.scc7.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 07) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14093, 346, 2286},
    /*  12 : CCMPNBE spec4,rm16,imm16 [wmi:      evex.scc7.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 07) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2906, 347, 2287},
    /*  13 : CCMPNBE spec4,rm32,imm32 [wmi:      evex.scc7.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 07) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3082, 348, 2288},
    /*  14 : CCMPNBE spec4,rm64,sdword64 [wmi:      evex.scc7.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 07) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3258, 348, 2289},
};

static const struct itemplate instrux_CCMPNC[15] = {
    /*   0 : CCMPNC spec4,rm8,reg8 [wmr:      evex.scc3.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 03) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24727, 346, 2275},
    /*   1 : CCMPNC spec4,rm16,reg16 [wmr:      evex.scc3.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 03) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13143, 347, 2276},
    /*   2 : CCMPNC spec4,rm32,reg32 [wmr:      evex.scc3.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 03) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13303, 348, 2277},
    /*   3 : CCMPNC spec4,rm64,reg64 [wmr:      evex.scc3.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 03) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13463, 348, 2278},
    /*   4 : CCMPNC spec4,reg8,rm8 [wrm:      evex.scc3.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 03) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNC, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24871, 346, 2279},
    /*   5 : CCMPNC spec4,reg16,rm16 [wrm:      evex.scc3.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 03) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNC, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13623, 347, 2280},
    /*   6 : CCMPNC spec4,reg32,rm32 [wrm:      evex.scc3.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 03) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNC, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13783, 348, 2281},
    /*   7 : CCMPNC spec4,reg64,rm64 [wrm:      evex.scc3.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 03) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNC, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13943, 348, 2282},
    /*   8 : CCMPNC spec4,rm16,sbyteword16 [wmi:      evex.scc3.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 03) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2389, 347, 2283},
    /*   9 : CCMPNC spec4,rm32,sbytedword32 [wmi:      evex.scc3.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 03) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2565, 348, 2284},
    /*  10 : CCMPNC spec4,rm64,sbytedword64 [wmi:      evex.scc3.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 03) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2741, 348, 2285},
    /*  11 : CCMPNC spec4,rm8,imm8 [wmi:      evex.scc3.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 03) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14103, 346, 2286},
    /*  12 : CCMPNC spec4,rm16,imm16 [wmi:      evex.scc3.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 03) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2917, 347, 2287},
    /*  13 : CCMPNC spec4,rm32,imm32 [wmi:      evex.scc3.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 03) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3093, 348, 2288},
    /*  14 : CCMPNC spec4,rm64,sdword64 [wmi:      evex.scc3.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 03) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3269, 348, 2289},
};

static const struct itemplate instrux_CCMPNE[15] = {
    /*   0 : CCMPNE spec4,rm8,reg8 [wmr:      evex.scc5.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 05) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24799, 346, 2275},
    /*   1 : CCMPNE spec4,rm16,reg16 [wmr:      evex.scc5.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 05) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13223, 347, 2276},
    /*   2 : CCMPNE spec4,rm32,reg32 [wmr:      evex.scc5.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 05) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13383, 348, 2277},
    /*   3 : CCMPNE spec4,rm64,reg64 [wmr:      evex.scc5.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 05) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13543, 348, 2278},
    /*   4 : CCMPNE spec4,reg8,rm8 [wrm:      evex.scc5.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 05) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24943, 346, 2279},
    /*   5 : CCMPNE spec4,reg16,rm16 [wrm:      evex.scc5.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 05) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13703, 347, 2280},
    /*   6 : CCMPNE spec4,reg32,rm32 [wrm:      evex.scc5.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 05) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13863, 348, 2281},
    /*   7 : CCMPNE spec4,reg64,rm64 [wrm:      evex.scc5.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 05) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14023, 348, 2282},
    /*   8 : CCMPNE spec4,rm16,sbyteword16 [wmi:      evex.scc5.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 05) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2477, 347, 2283},
    /*   9 : CCMPNE spec4,rm32,sbytedword32 [wmi:      evex.scc5.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 05) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2653, 348, 2284},
    /*  10 : CCMPNE spec4,rm64,sbytedword64 [wmi:      evex.scc5.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 05) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2829, 348, 2285},
    /*  11 : CCMPNE spec4,rm8,imm8 [wmi:      evex.scc5.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 05) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14183, 346, 2286},
    /*  12 : CCMPNE spec4,rm16,imm16 [wmi:      evex.scc5.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 05) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3005, 347, 2287},
    /*  13 : CCMPNE spec4,rm32,imm32 [wmi:      evex.scc5.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 05) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3181, 348, 2288},
    /*  14 : CCMPNE spec4,rm64,sdword64 [wmi:      evex.scc5.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 05) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3357, 348, 2289},
};

static const struct itemplate instrux_CCMPNG[15] = {
    /*   0 : CCMPNG spec4,rm8,reg8 [wmr:      evex.scc14.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0e) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24790, 346, 2275},
    /*   1 : CCMPNG spec4,rm16,reg16 [wmr:      evex.scc14.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0e) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13213, 347, 2276},
    /*   2 : CCMPNG spec4,rm32,reg32 [wmr:      evex.scc14.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0e) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13373, 348, 2277},
    /*   3 : CCMPNG spec4,rm64,reg64 [wmr:      evex.scc14.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0e) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13533, 348, 2278},
    /*   4 : CCMPNG spec4,reg8,rm8 [wrm:      evex.scc14.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0e) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNG, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24934, 346, 2279},
    /*   5 : CCMPNG spec4,reg16,rm16 [wrm:      evex.scc14.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0e) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNG, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13693, 347, 2280},
    /*   6 : CCMPNG spec4,reg32,rm32 [wrm:      evex.scc14.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0e) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNG, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13853, 348, 2281},
    /*   7 : CCMPNG spec4,reg64,rm64 [wrm:      evex.scc14.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0e) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNG, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14013, 348, 2282},
    /*   8 : CCMPNG spec4,rm16,sbyteword16 [wmi:      evex.scc14.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0e) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2466, 347, 2283},
    /*   9 : CCMPNG spec4,rm32,sbytedword32 [wmi:      evex.scc14.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0e) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2642, 348, 2284},
    /*  10 : CCMPNG spec4,rm64,sbytedword64 [wmi:      evex.scc14.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0e) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2818, 348, 2285},
    /*  11 : CCMPNG spec4,rm8,imm8 [wmi:      evex.scc14.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0e) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14173, 346, 2286},
    /*  12 : CCMPNG spec4,rm16,imm16 [wmi:      evex.scc14.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0e) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2994, 347, 2287},
    /*  13 : CCMPNG spec4,rm32,imm32 [wmi:      evex.scc14.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0e) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3170, 348, 2288},
    /*  14 : CCMPNG spec4,rm64,sdword64 [wmi:      evex.scc14.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0e) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3346, 348, 2289},
};

static const struct itemplate instrux_CCMPNGE[15] = {
    /*   0 : CCMPNGE spec4,rm8,reg8 [wmr:      evex.scc12.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0c) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24781, 346, 2275},
    /*   1 : CCMPNGE spec4,rm16,reg16 [wmr:      evex.scc12.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0c) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13203, 347, 2276},
    /*   2 : CCMPNGE spec4,rm32,reg32 [wmr:      evex.scc12.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0c) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13363, 348, 2277},
    /*   3 : CCMPNGE spec4,rm64,reg64 [wmr:      evex.scc12.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0c) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13523, 348, 2278},
    /*   4 : CCMPNGE spec4,reg8,rm8 [wrm:      evex.scc12.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0c) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNGE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24925, 346, 2279},
    /*   5 : CCMPNGE spec4,reg16,rm16 [wrm:      evex.scc12.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0c) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNGE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13683, 347, 2280},
    /*   6 : CCMPNGE spec4,reg32,rm32 [wrm:      evex.scc12.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0c) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNGE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13843, 348, 2281},
    /*   7 : CCMPNGE spec4,reg64,rm64 [wrm:      evex.scc12.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0c) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNGE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14003, 348, 2282},
    /*   8 : CCMPNGE spec4,rm16,sbyteword16 [wmi:      evex.scc12.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0c) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2455, 347, 2283},
    /*   9 : CCMPNGE spec4,rm32,sbytedword32 [wmi:      evex.scc12.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0c) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2631, 348, 2284},
    /*  10 : CCMPNGE spec4,rm64,sbytedword64 [wmi:      evex.scc12.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0c) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2807, 348, 2285},
    /*  11 : CCMPNGE spec4,rm8,imm8 [wmi:      evex.scc12.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0c) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14163, 346, 2286},
    /*  12 : CCMPNGE spec4,rm16,imm16 [wmi:      evex.scc12.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0c) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2983, 347, 2287},
    /*  13 : CCMPNGE spec4,rm32,imm32 [wmi:      evex.scc12.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0c) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3159, 348, 2288},
    /*  14 : CCMPNGE spec4,rm64,sdword64 [wmi:      evex.scc12.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0c) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3335, 348, 2289},
};

static const struct itemplate instrux_CCMPNL[15] = {
    /*   0 : CCMPNL spec4,rm8,reg8 [wmr:      evex.scc13.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0d) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24772, 346, 2275},
    /*   1 : CCMPNL spec4,rm16,reg16 [wmr:      evex.scc13.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0d) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13193, 347, 2276},
    /*   2 : CCMPNL spec4,rm32,reg32 [wmr:      evex.scc13.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0d) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13353, 348, 2277},
    /*   3 : CCMPNL spec4,rm64,reg64 [wmr:      evex.scc13.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0d) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13513, 348, 2278},
    /*   4 : CCMPNL spec4,reg8,rm8 [wrm:      evex.scc13.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0d) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNL, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24916, 346, 2279},
    /*   5 : CCMPNL spec4,reg16,rm16 [wrm:      evex.scc13.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0d) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNL, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13673, 347, 2280},
    /*   6 : CCMPNL spec4,reg32,rm32 [wrm:      evex.scc13.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0d) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNL, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13833, 348, 2281},
    /*   7 : CCMPNL spec4,reg64,rm64 [wrm:      evex.scc13.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0d) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNL, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13993, 348, 2282},
    /*   8 : CCMPNL spec4,rm16,sbyteword16 [wmi:      evex.scc13.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0d) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2444, 347, 2283},
    /*   9 : CCMPNL spec4,rm32,sbytedword32 [wmi:      evex.scc13.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0d) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2620, 348, 2284},
    /*  10 : CCMPNL spec4,rm64,sbytedword64 [wmi:      evex.scc13.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0d) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2796, 348, 2285},
    /*  11 : CCMPNL spec4,rm8,imm8 [wmi:      evex.scc13.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0d) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14153, 346, 2286},
    /*  12 : CCMPNL spec4,rm16,imm16 [wmi:      evex.scc13.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0d) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2972, 347, 2287},
    /*  13 : CCMPNL spec4,rm32,imm32 [wmi:      evex.scc13.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0d) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3148, 348, 2288},
    /*  14 : CCMPNL spec4,rm64,sdword64 [wmi:      evex.scc13.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0d) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3324, 348, 2289},
};

static const struct itemplate instrux_CCMPNLE[15] = {
    /*   0 : CCMPNLE spec4,rm8,reg8 [wmr:      evex.scc15.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0f) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24763, 346, 2275},
    /*   1 : CCMPNLE spec4,rm16,reg16 [wmr:      evex.scc15.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0f) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13183, 347, 2276},
    /*   2 : CCMPNLE spec4,rm32,reg32 [wmr:      evex.scc15.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0f) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13343, 348, 2277},
    /*   3 : CCMPNLE spec4,rm64,reg64 [wmr:      evex.scc15.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0f) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13503, 348, 2278},
    /*   4 : CCMPNLE spec4,reg8,rm8 [wrm:      evex.scc15.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0f) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNLE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24907, 346, 2279},
    /*   5 : CCMPNLE spec4,reg16,rm16 [wrm:      evex.scc15.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0f) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNLE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13663, 347, 2280},
    /*   6 : CCMPNLE spec4,reg32,rm32 [wrm:      evex.scc15.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0f) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNLE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13823, 348, 2281},
    /*   7 : CCMPNLE spec4,reg64,rm64 [wrm:      evex.scc15.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0f) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNLE, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13983, 348, 2282},
    /*   8 : CCMPNLE spec4,rm16,sbyteword16 [wmi:      evex.scc15.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0f) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2433, 347, 2283},
    /*   9 : CCMPNLE spec4,rm32,sbytedword32 [wmi:      evex.scc15.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0f) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2609, 348, 2284},
    /*  10 : CCMPNLE spec4,rm64,sbytedword64 [wmi:      evex.scc15.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0f) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2785, 348, 2285},
    /*  11 : CCMPNLE spec4,rm8,imm8 [wmi:      evex.scc15.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0f) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14143, 346, 2286},
    /*  12 : CCMPNLE spec4,rm16,imm16 [wmi:      evex.scc15.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0f) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2961, 347, 2287},
    /*  13 : CCMPNLE spec4,rm32,imm32 [wmi:      evex.scc15.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0f) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3137, 348, 2288},
    /*  14 : CCMPNLE spec4,rm64,sdword64 [wmi:      evex.scc15.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0f) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3313, 348, 2289},
};

static const struct itemplate instrux_CCMPNO[15] = {
    /*   0 : CCMPNO spec4,rm8,reg8 [wmr:      evex.scc1.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 01) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24808, 346, 2275},
    /*   1 : CCMPNO spec4,rm16,reg16 [wmr:      evex.scc1.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 01) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13233, 347, 2276},
    /*   2 : CCMPNO spec4,rm32,reg32 [wmr:      evex.scc1.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 01) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13393, 348, 2277},
    /*   3 : CCMPNO spec4,rm64,reg64 [wmr:      evex.scc1.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 01) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13553, 348, 2278},
    /*   4 : CCMPNO spec4,reg8,rm8 [wrm:      evex.scc1.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 01) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNO, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24952, 346, 2279},
    /*   5 : CCMPNO spec4,reg16,rm16 [wrm:      evex.scc1.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 01) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNO, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13713, 347, 2280},
    /*   6 : CCMPNO spec4,reg32,rm32 [wrm:      evex.scc1.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 01) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNO, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13873, 348, 2281},
    /*   7 : CCMPNO spec4,reg64,rm64 [wrm:      evex.scc1.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 01) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNO, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14033, 348, 2282},
    /*   8 : CCMPNO spec4,rm16,sbyteword16 [wmi:      evex.scc1.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 01) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2488, 347, 2283},
    /*   9 : CCMPNO spec4,rm32,sbytedword32 [wmi:      evex.scc1.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 01) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2664, 348, 2284},
    /*  10 : CCMPNO spec4,rm64,sbytedword64 [wmi:      evex.scc1.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 01) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2840, 348, 2285},
    /*  11 : CCMPNO spec4,rm8,imm8 [wmi:      evex.scc1.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 01) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14193, 346, 2286},
    /*  12 : CCMPNO spec4,rm16,imm16 [wmi:      evex.scc1.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 01) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3016, 347, 2287},
    /*  13 : CCMPNO spec4,rm32,imm32 [wmi:      evex.scc1.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 01) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3192, 348, 2288},
    /*  14 : CCMPNO spec4,rm64,sdword64 [wmi:      evex.scc1.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 01) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3368, 348, 2289},
};

static const struct itemplate instrux_CCMPNS[15] = {
    /*   0 : CCMPNS spec4,rm8,reg8 [wmr:      evex.scc9.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 09) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24817, 346, 2275},
    /*   1 : CCMPNS spec4,rm16,reg16 [wmr:      evex.scc9.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 09) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13243, 347, 2276},
    /*   2 : CCMPNS spec4,rm32,reg32 [wmr:      evex.scc9.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 09) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13403, 348, 2277},
    /*   3 : CCMPNS spec4,rm64,reg64 [wmr:      evex.scc9.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 09) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13563, 348, 2278},
    /*   4 : CCMPNS spec4,reg8,rm8 [wrm:      evex.scc9.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 09) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNS, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24961, 346, 2279},
    /*   5 : CCMPNS spec4,reg16,rm16 [wrm:      evex.scc9.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 09) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNS, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13723, 347, 2280},
    /*   6 : CCMPNS spec4,reg32,rm32 [wrm:      evex.scc9.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 09) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNS, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13883, 348, 2281},
    /*   7 : CCMPNS spec4,reg64,rm64 [wrm:      evex.scc9.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 09) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNS, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14043, 348, 2282},
    /*   8 : CCMPNS spec4,rm16,sbyteword16 [wmi:      evex.scc9.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 09) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2499, 347, 2283},
    /*   9 : CCMPNS spec4,rm32,sbytedword32 [wmi:      evex.scc9.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 09) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2675, 348, 2284},
    /*  10 : CCMPNS spec4,rm64,sbytedword64 [wmi:      evex.scc9.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 09) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2851, 348, 2285},
    /*  11 : CCMPNS spec4,rm8,imm8 [wmi:      evex.scc9.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 09) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14203, 346, 2286},
    /*  12 : CCMPNS spec4,rm16,imm16 [wmi:      evex.scc9.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 09) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3027, 347, 2287},
    /*  13 : CCMPNS spec4,rm32,imm32 [wmi:      evex.scc9.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 09) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3203, 348, 2288},
    /*  14 : CCMPNS spec4,rm64,sdword64 [wmi:      evex.scc9.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 09) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3379, 348, 2289},
};

static const struct itemplate instrux_CCMPNZ[15] = {
    /*   0 : CCMPNZ spec4,rm8,reg8 [wmr:      evex.scc5.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 05) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24799, 346, 2275},
    /*   1 : CCMPNZ spec4,rm16,reg16 [wmr:      evex.scc5.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 05) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13223, 347, 2276},
    /*   2 : CCMPNZ spec4,rm32,reg32 [wmr:      evex.scc5.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 05) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13383, 348, 2277},
    /*   3 : CCMPNZ spec4,rm64,reg64 [wmr:      evex.scc5.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 05) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13543, 348, 2278},
    /*   4 : CCMPNZ spec4,reg8,rm8 [wrm:      evex.scc5.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 05) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNZ, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24943, 346, 2279},
    /*   5 : CCMPNZ spec4,reg16,rm16 [wrm:      evex.scc5.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 05) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNZ, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13703, 347, 2280},
    /*   6 : CCMPNZ spec4,reg32,rm32 [wrm:      evex.scc5.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 05) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNZ, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13863, 348, 2281},
    /*   7 : CCMPNZ spec4,reg64,rm64 [wrm:      evex.scc5.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 05) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNZ, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14023, 348, 2282},
    /*   8 : CCMPNZ spec4,rm16,sbyteword16 [wmi:      evex.scc5.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 05) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2477, 347, 2283},
    /*   9 : CCMPNZ spec4,rm32,sbytedword32 [wmi:      evex.scc5.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 05) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2653, 348, 2284},
    /*  10 : CCMPNZ spec4,rm64,sbytedword64 [wmi:      evex.scc5.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 05) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2829, 348, 2285},
    /*  11 : CCMPNZ spec4,rm8,imm8 [wmi:      evex.scc5.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 05) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14183, 346, 2286},
    /*  12 : CCMPNZ spec4,rm16,imm16 [wmi:      evex.scc5.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 05) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3005, 347, 2287},
    /*  13 : CCMPNZ spec4,rm32,imm32 [wmi:      evex.scc5.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 05) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3181, 348, 2288},
    /*  14 : CCMPNZ spec4,rm64,sdword64 [wmi:      evex.scc5.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 05) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3357, 348, 2289},
};

static const struct itemplate instrux_CCMPO[15] = {
    /*   0 : CCMPO spec4,rm8,reg8 [wmr:      evex.scc0.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 00) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24826, 346, 2275},
    /*   1 : CCMPO spec4,rm16,reg16 [wmr:      evex.scc0.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 00) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13253, 347, 2276},
    /*   2 : CCMPO spec4,rm32,reg32 [wmr:      evex.scc0.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 00) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13413, 348, 2277},
    /*   3 : CCMPO spec4,rm64,reg64 [wmr:      evex.scc0.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 00) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13573, 348, 2278},
    /*   4 : CCMPO spec4,reg8,rm8 [wrm:      evex.scc0.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 00) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPO, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24970, 346, 2279},
    /*   5 : CCMPO spec4,reg16,rm16 [wrm:      evex.scc0.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 00) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPO, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13733, 347, 2280},
    /*   6 : CCMPO spec4,reg32,rm32 [wrm:      evex.scc0.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 00) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPO, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13893, 348, 2281},
    /*   7 : CCMPO spec4,reg64,rm64 [wrm:      evex.scc0.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 00) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPO, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14053, 348, 2282},
    /*   8 : CCMPO spec4,rm16,sbyteword16 [wmi:      evex.scc0.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 00) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2510, 347, 2283},
    /*   9 : CCMPO spec4,rm32,sbytedword32 [wmi:      evex.scc0.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 00) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2686, 348, 2284},
    /*  10 : CCMPO spec4,rm64,sbytedword64 [wmi:      evex.scc0.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 00) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2862, 348, 2285},
    /*  11 : CCMPO spec4,rm8,imm8 [wmi:      evex.scc0.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 00) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14213, 346, 2286},
    /*  12 : CCMPO spec4,rm16,imm16 [wmi:      evex.scc0.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 00) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3038, 347, 2287},
    /*  13 : CCMPO spec4,rm32,imm32 [wmi:      evex.scc0.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 00) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3214, 348, 2288},
    /*  14 : CCMPO spec4,rm64,sdword64 [wmi:      evex.scc0.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 00) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3390, 348, 2289},
};

static const struct itemplate instrux_CCMPS[15] = {
    /*   0 : CCMPS spec4,rm8,reg8 [wmr:      evex.scc8.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 08) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24835, 346, 2275},
    /*   1 : CCMPS spec4,rm16,reg16 [wmr:      evex.scc8.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 08) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13263, 347, 2276},
    /*   2 : CCMPS spec4,rm32,reg32 [wmr:      evex.scc8.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 08) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13423, 348, 2277},
    /*   3 : CCMPS spec4,rm64,reg64 [wmr:      evex.scc8.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 08) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13583, 348, 2278},
    /*   4 : CCMPS spec4,reg8,rm8 [wrm:      evex.scc8.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 08) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPS, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24979, 346, 2279},
    /*   5 : CCMPS spec4,reg16,rm16 [wrm:      evex.scc8.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 08) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPS, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13743, 347, 2280},
    /*   6 : CCMPS spec4,reg32,rm32 [wrm:      evex.scc8.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 08) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPS, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13903, 348, 2281},
    /*   7 : CCMPS spec4,reg64,rm64 [wrm:      evex.scc8.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 08) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPS, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14063, 348, 2282},
    /*   8 : CCMPS spec4,rm16,sbyteword16 [wmi:      evex.scc8.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 08) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2521, 347, 2283},
    /*   9 : CCMPS spec4,rm32,sbytedword32 [wmi:      evex.scc8.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 08) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2697, 348, 2284},
    /*  10 : CCMPS spec4,rm64,sbytedword64 [wmi:      evex.scc8.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 08) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2873, 348, 2285},
    /*  11 : CCMPS spec4,rm8,imm8 [wmi:      evex.scc8.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 08) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14223, 346, 2286},
    /*  12 : CCMPS spec4,rm16,imm16 [wmi:      evex.scc8.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 08) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3049, 347, 2287},
    /*  13 : CCMPS spec4,rm32,imm32 [wmi:      evex.scc8.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 08) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3225, 348, 2288},
    /*  14 : CCMPS spec4,rm64,sdword64 [wmi:      evex.scc8.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 08) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3401, 348, 2289},
};

static const struct itemplate instrux_CCMPT[15] = {
    /*   0 : CCMPT spec4,rm8,reg8 [wmr:      evex.scc10.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0a) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24844, 346, 2275},
    /*   1 : CCMPT spec4,rm16,reg16 [wmr:      evex.scc10.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0a) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13273, 347, 2276},
    /*   2 : CCMPT spec4,rm32,reg32 [wmr:      evex.scc10.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0a) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13433, 348, 2277},
    /*   3 : CCMPT spec4,rm64,reg64 [wmr:      evex.scc10.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0a) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13593, 348, 2278},
    /*   4 : CCMPT spec4,reg8,rm8 [wrm:      evex.scc10.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0a) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPT, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24988, 346, 2279},
    /*   5 : CCMPT spec4,reg16,rm16 [wrm:      evex.scc10.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0a) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPT, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13753, 347, 2280},
    /*   6 : CCMPT spec4,reg32,rm32 [wrm:      evex.scc10.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0a) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPT, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13913, 348, 2281},
    /*   7 : CCMPT spec4,reg64,rm64 [wrm:      evex.scc10.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0a) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPT, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14073, 348, 2282},
    /*   8 : CCMPT spec4,rm16,sbyteword16 [wmi:      evex.scc10.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0a) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2532, 347, 2283},
    /*   9 : CCMPT spec4,rm32,sbytedword32 [wmi:      evex.scc10.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0a) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2708, 348, 2284},
    /*  10 : CCMPT spec4,rm64,sbytedword64 [wmi:      evex.scc10.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0a) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2884, 348, 2285},
    /*  11 : CCMPT spec4,rm8,imm8 [wmi:      evex.scc10.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0a) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14233, 346, 2286},
    /*  12 : CCMPT spec4,rm16,imm16 [wmi:      evex.scc10.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0a) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3060, 347, 2287},
    /*  13 : CCMPT spec4,rm32,imm32 [wmi:      evex.scc10.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0a) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3236, 348, 2288},
    /*  14 : CCMPT spec4,rm64,sdword64 [wmi:      evex.scc10.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0a) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3412, 348, 2289},
};

static const struct itemplate instrux_CCMPZ[15] = {
    /*   0 : CCMPZ spec4,rm8,reg8 [wmr:      evex.scc4.dfv.l0.m4.o8 38 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 04) 300 001(38) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24754, 346, 2275},
    /*   1 : CCMPZ spec4,rm16,reg16 [wmr:      evex.scc4.dfv.l0.m4.o16 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 04) 300 320 001(39) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13173, 347, 2276},
    /*   2 : CCMPZ spec4,rm32,reg32 [wmr:      evex.scc4.dfv.l0.m4.o32 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 04) 300 321 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13333, 348, 2277},
    /*   3 : CCMPZ spec4,rm64,reg64 [wmr:      evex.scc4.dfv.l0.m4.o64 39 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 04) 300 324 001(39) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13493, 348, 2278},
    /*   4 : CCMPZ spec4,reg8,rm8 [wrm:      evex.scc4.dfv.l0.m4.o8 3a /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 04) 300 001(3a) 121 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPZ, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS8,RM_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24898, 346, 2279},
    /*   5 : CCMPZ spec4,reg16,rm16 [wrm:      evex.scc4.dfv.l0.m4.o16 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 04) 300 320 001(3b) 121 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPZ, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+13653, 347, 2280},
    /*   6 : CCMPZ spec4,reg32,rm32 [wrm:      evex.scc4.dfv.l0.m4.o32 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 04) 300 321 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPZ, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+13813, 348, 2281},
    /*   7 : CCMPZ spec4,reg64,rm64 [wrm:      evex.scc4.dfv.l0.m4.o64 3b /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 04) 300 324 001(3b) 121 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPZ, 3, {IMMEDIATE|FOURBITS,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+13973, 348, 2282},
    /*   8 : CCMPZ spec4,rm16,sbyteword16 [wmi:      evex.scc4.dfv.l0.m4.o16 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 04) 300 320 001(83) 217 276 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,SBYTEWORD|BITS16|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2422, 347, 2283},
    /*   9 : CCMPZ spec4,rm32,sbytedword32 [wmi:      evex.scc4.dfv.l0.m4.o32 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 04) 300 321 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,SBYTEDWORD|BITS32|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2598, 348, 2284},
    /*  10 : CCMPZ spec4,rm64,sbytedword64 [wmi:      evex.scc4.dfv.l0.m4.o64 83 /7 ib,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 04) 300 324 001(83) 217 276 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SBYTEDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+2774, 348, 2285},
    /*  11 : CCMPZ spec4,rm8,imm8 [wmi:      evex.scc4.dfv.l0.m4.o8 80 /7 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 04) 300 001(80) 217 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14133, 346, 2286},
    /*  12 : CCMPZ spec4,rm16,imm16 [wmi:      evex.scc4.dfv.l0.m4.o16 81 /7 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 04) 300 320 001(81) 217 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+2950, 347, 2287},
    /*  13 : CCMPZ spec4,rm32,imm32 [wmi:      evex.scc4.dfv.l0.m4.o32 81 /7 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 04) 300 321 001(81) 217 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3126, 348, 2288},
    /*  14 : CCMPZ spec4,rm64,sdword64 [wmi:      evex.scc4.dfv.l0.m4.o64 81 /7 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 04) 300 324 001(81) 217 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CCMPZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3302, 348, 2289},
};

static const struct itemplate instrux_CTEST[12] = {
    /*   0 : CTEST spec4,rm8,reg8 [wmr:      evex.scc11.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0b) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTEST, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24997, 346, 2291},
    /*   1 : CTEST spec4,rm16,reg16 [wmr:      evex.scc11.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0b) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTEST, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14243, 347, 2292},
    /*   2 : CTEST spec4,rm32,reg32 [wmr:      evex.scc11.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0b) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTEST, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14403, 348, 2293},
    /*   3 : CTEST spec4,rm64,reg64 [wmr:      evex.scc11.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0b) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTEST, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14563, 348, 2294},
    /*   4 : CTEST spec4,rm8,imm8 [wmi:      evex.scc11.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0b) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTEST, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14723, 346, 2295},
    /*   5 : CTEST spec4,rm16,imm16 [wmi:      evex.scc11.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0b) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTEST, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3423, 347, 2296},
    /*   6 : CTEST spec4,rm32,imm32 [wmi:      evex.scc11.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0b) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTEST, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3599, 348, 2297},
    /*   7 : CTEST spec4,rm64,sdword64 [wmi:      evex.scc11.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0b) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTEST, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3775, 348, 2298},
    /*   8 : CTEST spec4,rm8,imm8 [wmi:      evex.scc11.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0b) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTEST, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14883, 346, 2299},
    /*   9 : CTEST spec4,rm16,imm16 [wmi:      evex.scc11.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0b) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTEST, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3951, 347, 2300},
    /*  10 : CTEST spec4,rm32,imm32 [wmi:      evex.scc11.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0b) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTEST, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4127, 348, 2301},
    /*  11 : CTEST spec4,rm64,sdword64 [wmi:      evex.scc11.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0b) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTEST, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4303, 348, 2302},
};

static const struct itemplate instrux_CTESTA[12] = {
    /*   0 : CTESTA spec4,rm8,reg8 [wmr:      evex.scc7.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 07) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25006, 346, 2291},
    /*   1 : CTESTA spec4,rm16,reg16 [wmr:      evex.scc7.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 07) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14253, 347, 2292},
    /*   2 : CTESTA spec4,rm32,reg32 [wmr:      evex.scc7.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 07) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14413, 348, 2293},
    /*   3 : CTESTA spec4,rm64,reg64 [wmr:      evex.scc7.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 07) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14573, 348, 2294},
    /*   4 : CTESTA spec4,rm8,imm8 [wmi:      evex.scc7.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 07) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14733, 346, 2295},
    /*   5 : CTESTA spec4,rm16,imm16 [wmi:      evex.scc7.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 07) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3434, 347, 2296},
    /*   6 : CTESTA spec4,rm32,imm32 [wmi:      evex.scc7.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 07) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3610, 348, 2297},
    /*   7 : CTESTA spec4,rm64,sdword64 [wmi:      evex.scc7.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 07) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3786, 348, 2298},
    /*   8 : CTESTA spec4,rm8,imm8 [wmi:      evex.scc7.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 07) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14893, 346, 2299},
    /*   9 : CTESTA spec4,rm16,imm16 [wmi:      evex.scc7.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 07) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3962, 347, 2300},
    /*  10 : CTESTA spec4,rm32,imm32 [wmi:      evex.scc7.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 07) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4138, 348, 2301},
    /*  11 : CTESTA spec4,rm64,sdword64 [wmi:      evex.scc7.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 07) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4314, 348, 2302},
};

static const struct itemplate instrux_CTESTAE[12] = {
    /*   0 : CTESTAE spec4,rm8,reg8 [wmr:      evex.scc3.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25015, 346, 2291},
    /*   1 : CTESTAE spec4,rm16,reg16 [wmr:      evex.scc3.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 03) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14263, 347, 2292},
    /*   2 : CTESTAE spec4,rm32,reg32 [wmr:      evex.scc3.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14423, 348, 2293},
    /*   3 : CTESTAE spec4,rm64,reg64 [wmr:      evex.scc3.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 03) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14583, 348, 2294},
    /*   4 : CTESTAE spec4,rm8,imm8 [wmi:      evex.scc3.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14743, 346, 2295},
    /*   5 : CTESTAE spec4,rm16,imm16 [wmi:      evex.scc3.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 03) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3445, 347, 2296},
    /*   6 : CTESTAE spec4,rm32,imm32 [wmi:      evex.scc3.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3621, 348, 2297},
    /*   7 : CTESTAE spec4,rm64,sdword64 [wmi:      evex.scc3.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 03) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3797, 348, 2298},
    /*   8 : CTESTAE spec4,rm8,imm8 [wmi:      evex.scc3.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14903, 346, 2299},
    /*   9 : CTESTAE spec4,rm16,imm16 [wmi:      evex.scc3.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 03) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3973, 347, 2300},
    /*  10 : CTESTAE spec4,rm32,imm32 [wmi:      evex.scc3.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4149, 348, 2301},
    /*  11 : CTESTAE spec4,rm64,sdword64 [wmi:      evex.scc3.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 03) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4325, 348, 2302},
};

static const struct itemplate instrux_CTESTB[12] = {
    /*   0 : CTESTB spec4,rm8,reg8 [wmr:      evex.scc2.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25024, 346, 2291},
    /*   1 : CTESTB spec4,rm16,reg16 [wmr:      evex.scc2.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 02) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14273, 347, 2292},
    /*   2 : CTESTB spec4,rm32,reg32 [wmr:      evex.scc2.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14433, 348, 2293},
    /*   3 : CTESTB spec4,rm64,reg64 [wmr:      evex.scc2.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 02) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14593, 348, 2294},
    /*   4 : CTESTB spec4,rm8,imm8 [wmi:      evex.scc2.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14753, 346, 2295},
    /*   5 : CTESTB spec4,rm16,imm16 [wmi:      evex.scc2.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 02) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3456, 347, 2296},
    /*   6 : CTESTB spec4,rm32,imm32 [wmi:      evex.scc2.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3632, 348, 2297},
    /*   7 : CTESTB spec4,rm64,sdword64 [wmi:      evex.scc2.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 02) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3808, 348, 2298},
    /*   8 : CTESTB spec4,rm8,imm8 [wmi:      evex.scc2.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14913, 346, 2299},
    /*   9 : CTESTB spec4,rm16,imm16 [wmi:      evex.scc2.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 02) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3984, 347, 2300},
    /*  10 : CTESTB spec4,rm32,imm32 [wmi:      evex.scc2.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4160, 348, 2301},
    /*  11 : CTESTB spec4,rm64,sdword64 [wmi:      evex.scc2.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 02) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4336, 348, 2302},
};

static const struct itemplate instrux_CTESTBE[12] = {
    /*   0 : CTESTBE spec4,rm8,reg8 [wmr:      evex.scc6.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 06) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25033, 346, 2291},
    /*   1 : CTESTBE spec4,rm16,reg16 [wmr:      evex.scc6.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 06) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14283, 347, 2292},
    /*   2 : CTESTBE spec4,rm32,reg32 [wmr:      evex.scc6.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 06) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14443, 348, 2293},
    /*   3 : CTESTBE spec4,rm64,reg64 [wmr:      evex.scc6.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 06) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14603, 348, 2294},
    /*   4 : CTESTBE spec4,rm8,imm8 [wmi:      evex.scc6.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 06) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14763, 346, 2295},
    /*   5 : CTESTBE spec4,rm16,imm16 [wmi:      evex.scc6.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 06) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3467, 347, 2296},
    /*   6 : CTESTBE spec4,rm32,imm32 [wmi:      evex.scc6.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 06) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3643, 348, 2297},
    /*   7 : CTESTBE spec4,rm64,sdword64 [wmi:      evex.scc6.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 06) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3819, 348, 2298},
    /*   8 : CTESTBE spec4,rm8,imm8 [wmi:      evex.scc6.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 06) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14923, 346, 2299},
    /*   9 : CTESTBE spec4,rm16,imm16 [wmi:      evex.scc6.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 06) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3995, 347, 2300},
    /*  10 : CTESTBE spec4,rm32,imm32 [wmi:      evex.scc6.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 06) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4171, 348, 2301},
    /*  11 : CTESTBE spec4,rm64,sdword64 [wmi:      evex.scc6.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 06) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4347, 348, 2302},
};

static const struct itemplate instrux_CTESTC[12] = {
    /*   0 : CTESTC spec4,rm8,reg8 [wmr:      evex.scc2.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 02) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25024, 346, 2291},
    /*   1 : CTESTC spec4,rm16,reg16 [wmr:      evex.scc2.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 02) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14273, 347, 2292},
    /*   2 : CTESTC spec4,rm32,reg32 [wmr:      evex.scc2.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 02) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14433, 348, 2293},
    /*   3 : CTESTC spec4,rm64,reg64 [wmr:      evex.scc2.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 02) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14593, 348, 2294},
    /*   4 : CTESTC spec4,rm8,imm8 [wmi:      evex.scc2.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 02) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14753, 346, 2295},
    /*   5 : CTESTC spec4,rm16,imm16 [wmi:      evex.scc2.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 02) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3456, 347, 2296},
    /*   6 : CTESTC spec4,rm32,imm32 [wmi:      evex.scc2.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 02) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3632, 348, 2297},
    /*   7 : CTESTC spec4,rm64,sdword64 [wmi:      evex.scc2.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 02) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3808, 348, 2298},
    /*   8 : CTESTC spec4,rm8,imm8 [wmi:      evex.scc2.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 02) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14913, 346, 2299},
    /*   9 : CTESTC spec4,rm16,imm16 [wmi:      evex.scc2.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 02) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3984, 347, 2300},
    /*  10 : CTESTC spec4,rm32,imm32 [wmi:      evex.scc2.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 02) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4160, 348, 2301},
    /*  11 : CTESTC spec4,rm64,sdword64 [wmi:      evex.scc2.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 02) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4336, 348, 2302},
};

static const struct itemplate instrux_CTESTE[12] = {
    /*   0 : CTESTE spec4,rm8,reg8 [wmr:      evex.scc4.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 04) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25042, 346, 2291},
    /*   1 : CTESTE spec4,rm16,reg16 [wmr:      evex.scc4.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 04) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14293, 347, 2292},
    /*   2 : CTESTE spec4,rm32,reg32 [wmr:      evex.scc4.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 04) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14453, 348, 2293},
    /*   3 : CTESTE spec4,rm64,reg64 [wmr:      evex.scc4.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 04) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14613, 348, 2294},
    /*   4 : CTESTE spec4,rm8,imm8 [wmi:      evex.scc4.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 04) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14773, 346, 2295},
    /*   5 : CTESTE spec4,rm16,imm16 [wmi:      evex.scc4.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 04) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3478, 347, 2296},
    /*   6 : CTESTE spec4,rm32,imm32 [wmi:      evex.scc4.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 04) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3654, 348, 2297},
    /*   7 : CTESTE spec4,rm64,sdword64 [wmi:      evex.scc4.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 04) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3830, 348, 2298},
    /*   8 : CTESTE spec4,rm8,imm8 [wmi:      evex.scc4.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 04) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14933, 346, 2299},
    /*   9 : CTESTE spec4,rm16,imm16 [wmi:      evex.scc4.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 04) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+4006, 347, 2300},
    /*  10 : CTESTE spec4,rm32,imm32 [wmi:      evex.scc4.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 04) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4182, 348, 2301},
    /*  11 : CTESTE spec4,rm64,sdword64 [wmi:      evex.scc4.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 04) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4358, 348, 2302},
};

static const struct itemplate instrux_CTESTF[12] = {
    /*   0 : CTESTF spec4,rm8,reg8 [wmr:      evex.scc11.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0b) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+24997, 346, 2291},
    /*   1 : CTESTF spec4,rm16,reg16 [wmr:      evex.scc11.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0b) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14243, 347, 2292},
    /*   2 : CTESTF spec4,rm32,reg32 [wmr:      evex.scc11.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0b) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14403, 348, 2293},
    /*   3 : CTESTF spec4,rm64,reg64 [wmr:      evex.scc11.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0b) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14563, 348, 2294},
    /*   4 : CTESTF spec4,rm8,imm8 [wmi:      evex.scc11.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0b) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14723, 346, 2295},
    /*   5 : CTESTF spec4,rm16,imm16 [wmi:      evex.scc11.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0b) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3423, 347, 2296},
    /*   6 : CTESTF spec4,rm32,imm32 [wmi:      evex.scc11.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0b) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3599, 348, 2297},
    /*   7 : CTESTF spec4,rm64,sdword64 [wmi:      evex.scc11.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0b) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3775, 348, 2298},
    /*   8 : CTESTF spec4,rm8,imm8 [wmi:      evex.scc11.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0b) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14883, 346, 2299},
    /*   9 : CTESTF spec4,rm16,imm16 [wmi:      evex.scc11.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0b) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3951, 347, 2300},
    /*  10 : CTESTF spec4,rm32,imm32 [wmi:      evex.scc11.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0b) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4127, 348, 2301},
    /*  11 : CTESTF spec4,rm64,sdword64 [wmi:      evex.scc11.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0b) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTF, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4303, 348, 2302},
};

static const struct itemplate instrux_CTESTG[12] = {
    /*   0 : CTESTG spec4,rm8,reg8 [wmr:      evex.scc15.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0f) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25051, 346, 2291},
    /*   1 : CTESTG spec4,rm16,reg16 [wmr:      evex.scc15.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0f) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14303, 347, 2292},
    /*   2 : CTESTG spec4,rm32,reg32 [wmr:      evex.scc15.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0f) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14463, 348, 2293},
    /*   3 : CTESTG spec4,rm64,reg64 [wmr:      evex.scc15.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0f) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14623, 348, 2294},
    /*   4 : CTESTG spec4,rm8,imm8 [wmi:      evex.scc15.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0f) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14783, 346, 2295},
    /*   5 : CTESTG spec4,rm16,imm16 [wmi:      evex.scc15.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0f) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3489, 347, 2296},
    /*   6 : CTESTG spec4,rm32,imm32 [wmi:      evex.scc15.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0f) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3665, 348, 2297},
    /*   7 : CTESTG spec4,rm64,sdword64 [wmi:      evex.scc15.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0f) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3841, 348, 2298},
    /*   8 : CTESTG spec4,rm8,imm8 [wmi:      evex.scc15.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0f) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14943, 346, 2299},
    /*   9 : CTESTG spec4,rm16,imm16 [wmi:      evex.scc15.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0f) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+4017, 347, 2300},
    /*  10 : CTESTG spec4,rm32,imm32 [wmi:      evex.scc15.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0f) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4193, 348, 2301},
    /*  11 : CTESTG spec4,rm64,sdword64 [wmi:      evex.scc15.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0f) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4369, 348, 2302},
};

static const struct itemplate instrux_CTESTGE[12] = {
    /*   0 : CTESTGE spec4,rm8,reg8 [wmr:      evex.scc13.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0d) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25060, 346, 2291},
    /*   1 : CTESTGE spec4,rm16,reg16 [wmr:      evex.scc13.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0d) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14313, 347, 2292},
    /*   2 : CTESTGE spec4,rm32,reg32 [wmr:      evex.scc13.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0d) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14473, 348, 2293},
    /*   3 : CTESTGE spec4,rm64,reg64 [wmr:      evex.scc13.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0d) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14633, 348, 2294},
    /*   4 : CTESTGE spec4,rm8,imm8 [wmi:      evex.scc13.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0d) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14793, 346, 2295},
    /*   5 : CTESTGE spec4,rm16,imm16 [wmi:      evex.scc13.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0d) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3500, 347, 2296},
    /*   6 : CTESTGE spec4,rm32,imm32 [wmi:      evex.scc13.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0d) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3676, 348, 2297},
    /*   7 : CTESTGE spec4,rm64,sdword64 [wmi:      evex.scc13.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0d) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3852, 348, 2298},
    /*   8 : CTESTGE spec4,rm8,imm8 [wmi:      evex.scc13.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0d) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14953, 346, 2299},
    /*   9 : CTESTGE spec4,rm16,imm16 [wmi:      evex.scc13.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0d) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+4028, 347, 2300},
    /*  10 : CTESTGE spec4,rm32,imm32 [wmi:      evex.scc13.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0d) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4204, 348, 2301},
    /*  11 : CTESTGE spec4,rm64,sdword64 [wmi:      evex.scc13.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0d) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4380, 348, 2302},
};

static const struct itemplate instrux_CTESTL[12] = {
    /*   0 : CTESTL spec4,rm8,reg8 [wmr:      evex.scc12.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0c) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25069, 346, 2291},
    /*   1 : CTESTL spec4,rm16,reg16 [wmr:      evex.scc12.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0c) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14323, 347, 2292},
    /*   2 : CTESTL spec4,rm32,reg32 [wmr:      evex.scc12.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0c) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14483, 348, 2293},
    /*   3 : CTESTL spec4,rm64,reg64 [wmr:      evex.scc12.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0c) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14643, 348, 2294},
    /*   4 : CTESTL spec4,rm8,imm8 [wmi:      evex.scc12.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0c) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14803, 346, 2295},
    /*   5 : CTESTL spec4,rm16,imm16 [wmi:      evex.scc12.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0c) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3511, 347, 2296},
    /*   6 : CTESTL spec4,rm32,imm32 [wmi:      evex.scc12.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0c) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3687, 348, 2297},
    /*   7 : CTESTL spec4,rm64,sdword64 [wmi:      evex.scc12.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0c) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3863, 348, 2298},
    /*   8 : CTESTL spec4,rm8,imm8 [wmi:      evex.scc12.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0c) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14963, 346, 2299},
    /*   9 : CTESTL spec4,rm16,imm16 [wmi:      evex.scc12.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0c) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+4039, 347, 2300},
    /*  10 : CTESTL spec4,rm32,imm32 [wmi:      evex.scc12.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0c) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4215, 348, 2301},
    /*  11 : CTESTL spec4,rm64,sdword64 [wmi:      evex.scc12.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0c) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4391, 348, 2302},
};

static const struct itemplate instrux_CTESTLE[12] = {
    /*   0 : CTESTLE spec4,rm8,reg8 [wmr:      evex.scc14.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0e) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25078, 346, 2291},
    /*   1 : CTESTLE spec4,rm16,reg16 [wmr:      evex.scc14.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0e) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14333, 347, 2292},
    /*   2 : CTESTLE spec4,rm32,reg32 [wmr:      evex.scc14.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0e) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14493, 348, 2293},
    /*   3 : CTESTLE spec4,rm64,reg64 [wmr:      evex.scc14.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0e) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14653, 348, 2294},
    /*   4 : CTESTLE spec4,rm8,imm8 [wmi:      evex.scc14.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0e) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14813, 346, 2295},
    /*   5 : CTESTLE spec4,rm16,imm16 [wmi:      evex.scc14.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0e) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3522, 347, 2296},
    /*   6 : CTESTLE spec4,rm32,imm32 [wmi:      evex.scc14.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0e) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3698, 348, 2297},
    /*   7 : CTESTLE spec4,rm64,sdword64 [wmi:      evex.scc14.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0e) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3874, 348, 2298},
    /*   8 : CTESTLE spec4,rm8,imm8 [wmi:      evex.scc14.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0e) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14973, 346, 2299},
    /*   9 : CTESTLE spec4,rm16,imm16 [wmi:      evex.scc14.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0e) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+4050, 347, 2300},
    /*  10 : CTESTLE spec4,rm32,imm32 [wmi:      evex.scc14.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0e) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4226, 348, 2301},
    /*  11 : CTESTLE spec4,rm64,sdword64 [wmi:      evex.scc14.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0e) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4402, 348, 2302},
};

static const struct itemplate instrux_CTESTNA[12] = {
    /*   0 : CTESTNA spec4,rm8,reg8 [wmr:      evex.scc6.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 06) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25033, 346, 2291},
    /*   1 : CTESTNA spec4,rm16,reg16 [wmr:      evex.scc6.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 06) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14283, 347, 2292},
    /*   2 : CTESTNA spec4,rm32,reg32 [wmr:      evex.scc6.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 06) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14443, 348, 2293},
    /*   3 : CTESTNA spec4,rm64,reg64 [wmr:      evex.scc6.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 06) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14603, 348, 2294},
    /*   4 : CTESTNA spec4,rm8,imm8 [wmi:      evex.scc6.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 06) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14763, 346, 2295},
    /*   5 : CTESTNA spec4,rm16,imm16 [wmi:      evex.scc6.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 06) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3467, 347, 2296},
    /*   6 : CTESTNA spec4,rm32,imm32 [wmi:      evex.scc6.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 06) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3643, 348, 2297},
    /*   7 : CTESTNA spec4,rm64,sdword64 [wmi:      evex.scc6.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 06) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3819, 348, 2298},
    /*   8 : CTESTNA spec4,rm8,imm8 [wmi:      evex.scc6.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 06) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14923, 346, 2299},
    /*   9 : CTESTNA spec4,rm16,imm16 [wmi:      evex.scc6.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 06) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3995, 347, 2300},
    /*  10 : CTESTNA spec4,rm32,imm32 [wmi:      evex.scc6.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 06) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4171, 348, 2301},
    /*  11 : CTESTNA spec4,rm64,sdword64 [wmi:      evex.scc6.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 06) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNA, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4347, 348, 2302},
};

static const struct itemplate instrux_CTESTNAE[12] = {
    /*   0 : CTESTNAE spec4,rm8,reg8 [wmr:      evex.scc2.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25024, 346, 2291},
    /*   1 : CTESTNAE spec4,rm16,reg16 [wmr:      evex.scc2.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 02) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14273, 347, 2292},
    /*   2 : CTESTNAE spec4,rm32,reg32 [wmr:      evex.scc2.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14433, 348, 2293},
    /*   3 : CTESTNAE spec4,rm64,reg64 [wmr:      evex.scc2.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 02) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14593, 348, 2294},
    /*   4 : CTESTNAE spec4,rm8,imm8 [wmi:      evex.scc2.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14753, 346, 2295},
    /*   5 : CTESTNAE spec4,rm16,imm16 [wmi:      evex.scc2.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 02) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3456, 347, 2296},
    /*   6 : CTESTNAE spec4,rm32,imm32 [wmi:      evex.scc2.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3632, 348, 2297},
    /*   7 : CTESTNAE spec4,rm64,sdword64 [wmi:      evex.scc2.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 02) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3808, 348, 2298},
    /*   8 : CTESTNAE spec4,rm8,imm8 [wmi:      evex.scc2.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14913, 346, 2299},
    /*   9 : CTESTNAE spec4,rm16,imm16 [wmi:      evex.scc2.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 02) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3984, 347, 2300},
    /*  10 : CTESTNAE spec4,rm32,imm32 [wmi:      evex.scc2.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 02) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4160, 348, 2301},
    /*  11 : CTESTNAE spec4,rm64,sdword64 [wmi:      evex.scc2.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 02) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNAE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4336, 348, 2302},
};

static const struct itemplate instrux_CTESTNB[12] = {
    /*   0 : CTESTNB spec4,rm8,reg8 [wmr:      evex.scc3.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25015, 346, 2291},
    /*   1 : CTESTNB spec4,rm16,reg16 [wmr:      evex.scc3.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 03) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14263, 347, 2292},
    /*   2 : CTESTNB spec4,rm32,reg32 [wmr:      evex.scc3.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14423, 348, 2293},
    /*   3 : CTESTNB spec4,rm64,reg64 [wmr:      evex.scc3.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 03) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14583, 348, 2294},
    /*   4 : CTESTNB spec4,rm8,imm8 [wmi:      evex.scc3.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14743, 346, 2295},
    /*   5 : CTESTNB spec4,rm16,imm16 [wmi:      evex.scc3.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 03) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3445, 347, 2296},
    /*   6 : CTESTNB spec4,rm32,imm32 [wmi:      evex.scc3.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3621, 348, 2297},
    /*   7 : CTESTNB spec4,rm64,sdword64 [wmi:      evex.scc3.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 03) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3797, 348, 2298},
    /*   8 : CTESTNB spec4,rm8,imm8 [wmi:      evex.scc3.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14903, 346, 2299},
    /*   9 : CTESTNB spec4,rm16,imm16 [wmi:      evex.scc3.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 03) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3973, 347, 2300},
    /*  10 : CTESTNB spec4,rm32,imm32 [wmi:      evex.scc3.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 03) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4149, 348, 2301},
    /*  11 : CTESTNB spec4,rm64,sdword64 [wmi:      evex.scc3.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 03) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNB, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4325, 348, 2302},
};

static const struct itemplate instrux_CTESTNBE[12] = {
    /*   0 : CTESTNBE spec4,rm8,reg8 [wmr:      evex.scc7.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 07) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25006, 346, 2291},
    /*   1 : CTESTNBE spec4,rm16,reg16 [wmr:      evex.scc7.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 07) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14253, 347, 2292},
    /*   2 : CTESTNBE spec4,rm32,reg32 [wmr:      evex.scc7.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 07) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14413, 348, 2293},
    /*   3 : CTESTNBE spec4,rm64,reg64 [wmr:      evex.scc7.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 07) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14573, 348, 2294},
    /*   4 : CTESTNBE spec4,rm8,imm8 [wmi:      evex.scc7.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 07) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14733, 346, 2295},
    /*   5 : CTESTNBE spec4,rm16,imm16 [wmi:      evex.scc7.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 07) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3434, 347, 2296},
    /*   6 : CTESTNBE spec4,rm32,imm32 [wmi:      evex.scc7.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 07) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3610, 348, 2297},
    /*   7 : CTESTNBE spec4,rm64,sdword64 [wmi:      evex.scc7.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 07) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3786, 348, 2298},
    /*   8 : CTESTNBE spec4,rm8,imm8 [wmi:      evex.scc7.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 07) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14893, 346, 2299},
    /*   9 : CTESTNBE spec4,rm16,imm16 [wmi:      evex.scc7.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 07) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3962, 347, 2300},
    /*  10 : CTESTNBE spec4,rm32,imm32 [wmi:      evex.scc7.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 07) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4138, 348, 2301},
    /*  11 : CTESTNBE spec4,rm64,sdword64 [wmi:      evex.scc7.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 07) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNBE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4314, 348, 2302},
};

static const struct itemplate instrux_CTESTNC[12] = {
    /*   0 : CTESTNC spec4,rm8,reg8 [wmr:      evex.scc3.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 03) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25015, 346, 2291},
    /*   1 : CTESTNC spec4,rm16,reg16 [wmr:      evex.scc3.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 03) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14263, 347, 2292},
    /*   2 : CTESTNC spec4,rm32,reg32 [wmr:      evex.scc3.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 03) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14423, 348, 2293},
    /*   3 : CTESTNC spec4,rm64,reg64 [wmr:      evex.scc3.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 03) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14583, 348, 2294},
    /*   4 : CTESTNC spec4,rm8,imm8 [wmi:      evex.scc3.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 03) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14743, 346, 2295},
    /*   5 : CTESTNC spec4,rm16,imm16 [wmi:      evex.scc3.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 03) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3445, 347, 2296},
    /*   6 : CTESTNC spec4,rm32,imm32 [wmi:      evex.scc3.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 03) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3621, 348, 2297},
    /*   7 : CTESTNC spec4,rm64,sdword64 [wmi:      evex.scc3.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 03) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3797, 348, 2298},
    /*   8 : CTESTNC spec4,rm8,imm8 [wmi:      evex.scc3.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 03) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14903, 346, 2299},
    /*   9 : CTESTNC spec4,rm16,imm16 [wmi:      evex.scc3.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 03) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3973, 347, 2300},
    /*  10 : CTESTNC spec4,rm32,imm32 [wmi:      evex.scc3.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 03) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4149, 348, 2301},
    /*  11 : CTESTNC spec4,rm64,sdword64 [wmi:      evex.scc3.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 03) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNC, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4325, 348, 2302},
};

static const struct itemplate instrux_CTESTNE[12] = {
    /*   0 : CTESTNE spec4,rm8,reg8 [wmr:      evex.scc5.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 05) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25087, 346, 2291},
    /*   1 : CTESTNE spec4,rm16,reg16 [wmr:      evex.scc5.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 05) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14343, 347, 2292},
    /*   2 : CTESTNE spec4,rm32,reg32 [wmr:      evex.scc5.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 05) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14503, 348, 2293},
    /*   3 : CTESTNE spec4,rm64,reg64 [wmr:      evex.scc5.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 05) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14663, 348, 2294},
    /*   4 : CTESTNE spec4,rm8,imm8 [wmi:      evex.scc5.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 05) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14823, 346, 2295},
    /*   5 : CTESTNE spec4,rm16,imm16 [wmi:      evex.scc5.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 05) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3533, 347, 2296},
    /*   6 : CTESTNE spec4,rm32,imm32 [wmi:      evex.scc5.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 05) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3709, 348, 2297},
    /*   7 : CTESTNE spec4,rm64,sdword64 [wmi:      evex.scc5.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 05) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3885, 348, 2298},
    /*   8 : CTESTNE spec4,rm8,imm8 [wmi:      evex.scc5.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 05) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14983, 346, 2299},
    /*   9 : CTESTNE spec4,rm16,imm16 [wmi:      evex.scc5.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 05) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+4061, 347, 2300},
    /*  10 : CTESTNE spec4,rm32,imm32 [wmi:      evex.scc5.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 05) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4237, 348, 2301},
    /*  11 : CTESTNE spec4,rm64,sdword64 [wmi:      evex.scc5.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 05) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4413, 348, 2302},
};

static const struct itemplate instrux_CTESTNG[12] = {
    /*   0 : CTESTNG spec4,rm8,reg8 [wmr:      evex.scc14.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0e) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25078, 346, 2291},
    /*   1 : CTESTNG spec4,rm16,reg16 [wmr:      evex.scc14.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0e) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14333, 347, 2292},
    /*   2 : CTESTNG spec4,rm32,reg32 [wmr:      evex.scc14.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0e) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14493, 348, 2293},
    /*   3 : CTESTNG spec4,rm64,reg64 [wmr:      evex.scc14.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0e) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14653, 348, 2294},
    /*   4 : CTESTNG spec4,rm8,imm8 [wmi:      evex.scc14.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0e) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14813, 346, 2295},
    /*   5 : CTESTNG spec4,rm16,imm16 [wmi:      evex.scc14.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0e) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3522, 347, 2296},
    /*   6 : CTESTNG spec4,rm32,imm32 [wmi:      evex.scc14.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0e) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3698, 348, 2297},
    /*   7 : CTESTNG spec4,rm64,sdword64 [wmi:      evex.scc14.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0e) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3874, 348, 2298},
    /*   8 : CTESTNG spec4,rm8,imm8 [wmi:      evex.scc14.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0e) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14973, 346, 2299},
    /*   9 : CTESTNG spec4,rm16,imm16 [wmi:      evex.scc14.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0e) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+4050, 347, 2300},
    /*  10 : CTESTNG spec4,rm32,imm32 [wmi:      evex.scc14.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0e) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4226, 348, 2301},
    /*  11 : CTESTNG spec4,rm64,sdword64 [wmi:      evex.scc14.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0e) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNG, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4402, 348, 2302},
};

static const struct itemplate instrux_CTESTNGE[12] = {
    /*   0 : CTESTNGE spec4,rm8,reg8 [wmr:      evex.scc12.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0c) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25069, 346, 2291},
    /*   1 : CTESTNGE spec4,rm16,reg16 [wmr:      evex.scc12.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0c) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14323, 347, 2292},
    /*   2 : CTESTNGE spec4,rm32,reg32 [wmr:      evex.scc12.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0c) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14483, 348, 2293},
    /*   3 : CTESTNGE spec4,rm64,reg64 [wmr:      evex.scc12.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0c) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14643, 348, 2294},
    /*   4 : CTESTNGE spec4,rm8,imm8 [wmi:      evex.scc12.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0c) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14803, 346, 2295},
    /*   5 : CTESTNGE spec4,rm16,imm16 [wmi:      evex.scc12.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0c) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3511, 347, 2296},
    /*   6 : CTESTNGE spec4,rm32,imm32 [wmi:      evex.scc12.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0c) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3687, 348, 2297},
    /*   7 : CTESTNGE spec4,rm64,sdword64 [wmi:      evex.scc12.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0c) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3863, 348, 2298},
    /*   8 : CTESTNGE spec4,rm8,imm8 [wmi:      evex.scc12.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0c) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14963, 346, 2299},
    /*   9 : CTESTNGE spec4,rm16,imm16 [wmi:      evex.scc12.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0c) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+4039, 347, 2300},
    /*  10 : CTESTNGE spec4,rm32,imm32 [wmi:      evex.scc12.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0c) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4215, 348, 2301},
    /*  11 : CTESTNGE spec4,rm64,sdword64 [wmi:      evex.scc12.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0c) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNGE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4391, 348, 2302},
};

static const struct itemplate instrux_CTESTNL[12] = {
    /*   0 : CTESTNL spec4,rm8,reg8 [wmr:      evex.scc13.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0d) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25060, 346, 2291},
    /*   1 : CTESTNL spec4,rm16,reg16 [wmr:      evex.scc13.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0d) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14313, 347, 2292},
    /*   2 : CTESTNL spec4,rm32,reg32 [wmr:      evex.scc13.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0d) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14473, 348, 2293},
    /*   3 : CTESTNL spec4,rm64,reg64 [wmr:      evex.scc13.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0d) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14633, 348, 2294},
    /*   4 : CTESTNL spec4,rm8,imm8 [wmi:      evex.scc13.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0d) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14793, 346, 2295},
    /*   5 : CTESTNL spec4,rm16,imm16 [wmi:      evex.scc13.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0d) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3500, 347, 2296},
    /*   6 : CTESTNL spec4,rm32,imm32 [wmi:      evex.scc13.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0d) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3676, 348, 2297},
    /*   7 : CTESTNL spec4,rm64,sdword64 [wmi:      evex.scc13.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0d) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3852, 348, 2298},
    /*   8 : CTESTNL spec4,rm8,imm8 [wmi:      evex.scc13.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0d) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14953, 346, 2299},
    /*   9 : CTESTNL spec4,rm16,imm16 [wmi:      evex.scc13.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0d) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+4028, 347, 2300},
    /*  10 : CTESTNL spec4,rm32,imm32 [wmi:      evex.scc13.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0d) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4204, 348, 2301},
    /*  11 : CTESTNL spec4,rm64,sdword64 [wmi:      evex.scc13.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0d) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNL, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4380, 348, 2302},
};

static const struct itemplate instrux_CTESTNLE[12] = {
    /*   0 : CTESTNLE spec4,rm8,reg8 [wmr:      evex.scc15.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0f) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25051, 346, 2291},
    /*   1 : CTESTNLE spec4,rm16,reg16 [wmr:      evex.scc15.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0f) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14303, 347, 2292},
    /*   2 : CTESTNLE spec4,rm32,reg32 [wmr:      evex.scc15.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0f) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14463, 348, 2293},
    /*   3 : CTESTNLE spec4,rm64,reg64 [wmr:      evex.scc15.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0f) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14623, 348, 2294},
    /*   4 : CTESTNLE spec4,rm8,imm8 [wmi:      evex.scc15.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0f) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14783, 346, 2295},
    /*   5 : CTESTNLE spec4,rm16,imm16 [wmi:      evex.scc15.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0f) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3489, 347, 2296},
    /*   6 : CTESTNLE spec4,rm32,imm32 [wmi:      evex.scc15.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0f) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3665, 348, 2297},
    /*   7 : CTESTNLE spec4,rm64,sdword64 [wmi:      evex.scc15.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0f) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3841, 348, 2298},
    /*   8 : CTESTNLE spec4,rm8,imm8 [wmi:      evex.scc15.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0f) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14943, 346, 2299},
    /*   9 : CTESTNLE spec4,rm16,imm16 [wmi:      evex.scc15.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 05 0f) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+4017, 347, 2300},
    /*  10 : CTESTNLE spec4,rm32,imm32 [wmi:      evex.scc15.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 04 0f) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4193, 348, 2301},
    /*  11 : CTESTNLE spec4,rm64,sdword64 [wmi:      evex.scc15.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 84 0f) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNLE, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4369, 348, 2302},
};

static const struct itemplate instrux_CTESTNO[12] = {
    /*   0 : CTESTNO spec4,rm8,reg8 [wmr:      evex.scc1.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 01) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25096, 346, 2291},
    /*   1 : CTESTNO spec4,rm16,reg16 [wmr:      evex.scc1.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 01) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14353, 347, 2292},
    /*   2 : CTESTNO spec4,rm32,reg32 [wmr:      evex.scc1.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 01) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14513, 348, 2293},
    /*   3 : CTESTNO spec4,rm64,reg64 [wmr:      evex.scc1.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 01) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14673, 348, 2294},
    /*   4 : CTESTNO spec4,rm8,imm8 [wmi:      evex.scc1.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 01) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14833, 346, 2295},
    /*   5 : CTESTNO spec4,rm16,imm16 [wmi:      evex.scc1.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 01) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3544, 347, 2296},
    /*   6 : CTESTNO spec4,rm32,imm32 [wmi:      evex.scc1.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 01) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3720, 348, 2297},
    /*   7 : CTESTNO spec4,rm64,sdword64 [wmi:      evex.scc1.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 01) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3896, 348, 2298},
    /*   8 : CTESTNO spec4,rm8,imm8 [wmi:      evex.scc1.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 01) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14993, 346, 2299},
    /*   9 : CTESTNO spec4,rm16,imm16 [wmi:      evex.scc1.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 01) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+4072, 347, 2300},
    /*  10 : CTESTNO spec4,rm32,imm32 [wmi:      evex.scc1.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 01) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4248, 348, 2301},
    /*  11 : CTESTNO spec4,rm64,sdword64 [wmi:      evex.scc1.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 01) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4424, 348, 2302},
};

static const struct itemplate instrux_CTESTNS[12] = {
    /*   0 : CTESTNS spec4,rm8,reg8 [wmr:      evex.scc9.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 09) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25105, 346, 2291},
    /*   1 : CTESTNS spec4,rm16,reg16 [wmr:      evex.scc9.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 09) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14363, 347, 2292},
    /*   2 : CTESTNS spec4,rm32,reg32 [wmr:      evex.scc9.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 09) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14523, 348, 2293},
    /*   3 : CTESTNS spec4,rm64,reg64 [wmr:      evex.scc9.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 09) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14683, 348, 2294},
    /*   4 : CTESTNS spec4,rm8,imm8 [wmi:      evex.scc9.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 09) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14843, 346, 2295},
    /*   5 : CTESTNS spec4,rm16,imm16 [wmi:      evex.scc9.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 09) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3555, 347, 2296},
    /*   6 : CTESTNS spec4,rm32,imm32 [wmi:      evex.scc9.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 09) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3731, 348, 2297},
    /*   7 : CTESTNS spec4,rm64,sdword64 [wmi:      evex.scc9.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 09) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3907, 348, 2298},
    /*   8 : CTESTNS spec4,rm8,imm8 [wmi:      evex.scc9.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 09) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+15003, 346, 2299},
    /*   9 : CTESTNS spec4,rm16,imm16 [wmi:      evex.scc9.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 09) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+4083, 347, 2300},
    /*  10 : CTESTNS spec4,rm32,imm32 [wmi:      evex.scc9.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 09) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4259, 348, 2301},
    /*  11 : CTESTNS spec4,rm64,sdword64 [wmi:      evex.scc9.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 09) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4435, 348, 2302},
};

static const struct itemplate instrux_CTESTNZ[12] = {
    /*   0 : CTESTNZ spec4,rm8,reg8 [wmr:      evex.scc5.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 05) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25087, 346, 2291},
    /*   1 : CTESTNZ spec4,rm16,reg16 [wmr:      evex.scc5.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 05) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14343, 347, 2292},
    /*   2 : CTESTNZ spec4,rm32,reg32 [wmr:      evex.scc5.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 05) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14503, 348, 2293},
    /*   3 : CTESTNZ spec4,rm64,reg64 [wmr:      evex.scc5.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 05) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14663, 348, 2294},
    /*   4 : CTESTNZ spec4,rm8,imm8 [wmi:      evex.scc5.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 05) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14823, 346, 2295},
    /*   5 : CTESTNZ spec4,rm16,imm16 [wmi:      evex.scc5.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 05) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3533, 347, 2296},
    /*   6 : CTESTNZ spec4,rm32,imm32 [wmi:      evex.scc5.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 05) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3709, 348, 2297},
    /*   7 : CTESTNZ spec4,rm64,sdword64 [wmi:      evex.scc5.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 05) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3885, 348, 2298},
    /*   8 : CTESTNZ spec4,rm8,imm8 [wmi:      evex.scc5.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 05) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14983, 346, 2299},
    /*   9 : CTESTNZ spec4,rm16,imm16 [wmi:      evex.scc5.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 05) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+4061, 347, 2300},
    /*  10 : CTESTNZ spec4,rm32,imm32 [wmi:      evex.scc5.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 05) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4237, 348, 2301},
    /*  11 : CTESTNZ spec4,rm64,sdword64 [wmi:      evex.scc5.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 05) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTNZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4413, 348, 2302},
};

static const struct itemplate instrux_CTESTO[12] = {
    /*   0 : CTESTO spec4,rm8,reg8 [wmr:      evex.scc0.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 00) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25114, 346, 2291},
    /*   1 : CTESTO spec4,rm16,reg16 [wmr:      evex.scc0.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 00) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14373, 347, 2292},
    /*   2 : CTESTO spec4,rm32,reg32 [wmr:      evex.scc0.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 00) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14533, 348, 2293},
    /*   3 : CTESTO spec4,rm64,reg64 [wmr:      evex.scc0.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 00) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14693, 348, 2294},
    /*   4 : CTESTO spec4,rm8,imm8 [wmi:      evex.scc0.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 00) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14853, 346, 2295},
    /*   5 : CTESTO spec4,rm16,imm16 [wmi:      evex.scc0.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 00) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3566, 347, 2296},
    /*   6 : CTESTO spec4,rm32,imm32 [wmi:      evex.scc0.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 00) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3742, 348, 2297},
    /*   7 : CTESTO spec4,rm64,sdword64 [wmi:      evex.scc0.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 00) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3918, 348, 2298},
    /*   8 : CTESTO spec4,rm8,imm8 [wmi:      evex.scc0.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 00) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+15013, 346, 2299},
    /*   9 : CTESTO spec4,rm16,imm16 [wmi:      evex.scc0.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 00) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+4094, 347, 2300},
    /*  10 : CTESTO spec4,rm32,imm32 [wmi:      evex.scc0.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 00) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4270, 348, 2301},
    /*  11 : CTESTO spec4,rm64,sdword64 [wmi:      evex.scc0.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 00) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTO, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4446, 348, 2302},
};

static const struct itemplate instrux_CTESTS[12] = {
    /*   0 : CTESTS spec4,rm8,reg8 [wmr:      evex.scc8.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 08) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25123, 346, 2291},
    /*   1 : CTESTS spec4,rm16,reg16 [wmr:      evex.scc8.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 08) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14383, 347, 2292},
    /*   2 : CTESTS spec4,rm32,reg32 [wmr:      evex.scc8.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 08) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14543, 348, 2293},
    /*   3 : CTESTS spec4,rm64,reg64 [wmr:      evex.scc8.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 08) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14703, 348, 2294},
    /*   4 : CTESTS spec4,rm8,imm8 [wmi:      evex.scc8.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 08) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14863, 346, 2295},
    /*   5 : CTESTS spec4,rm16,imm16 [wmi:      evex.scc8.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 08) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3577, 347, 2296},
    /*   6 : CTESTS spec4,rm32,imm32 [wmi:      evex.scc8.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 08) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3753, 348, 2297},
    /*   7 : CTESTS spec4,rm64,sdword64 [wmi:      evex.scc8.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 08) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3929, 348, 2298},
    /*   8 : CTESTS spec4,rm8,imm8 [wmi:      evex.scc8.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 08) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+15023, 346, 2299},
    /*   9 : CTESTS spec4,rm16,imm16 [wmi:      evex.scc8.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 08) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+4105, 347, 2300},
    /*  10 : CTESTS spec4,rm32,imm32 [wmi:      evex.scc8.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 08) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4281, 348, 2301},
    /*  11 : CTESTS spec4,rm64,sdword64 [wmi:      evex.scc8.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 08) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTS, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4457, 348, 2302},
};

static const struct itemplate instrux_CTESTT[12] = {
    /*   0 : CTESTT spec4,rm8,reg8 [wmr:      evex.scc10.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0a) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25132, 346, 2291},
    /*   1 : CTESTT spec4,rm16,reg16 [wmr:      evex.scc10.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0a) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14393, 347, 2292},
    /*   2 : CTESTT spec4,rm32,reg32 [wmr:      evex.scc10.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0a) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14553, 348, 2293},
    /*   3 : CTESTT spec4,rm64,reg64 [wmr:      evex.scc10.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0a) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14713, 348, 2294},
    /*   4 : CTESTT spec4,rm8,imm8 [wmi:      evex.scc10.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0a) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14873, 346, 2295},
    /*   5 : CTESTT spec4,rm16,imm16 [wmi:      evex.scc10.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0a) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3588, 347, 2296},
    /*   6 : CTESTT spec4,rm32,imm32 [wmi:      evex.scc10.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0a) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3764, 348, 2297},
    /*   7 : CTESTT spec4,rm64,sdword64 [wmi:      evex.scc10.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0a) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3940, 348, 2298},
    /*   8 : CTESTT spec4,rm8,imm8 [wmi:      evex.scc10.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0a) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+15033, 346, 2299},
    /*   9 : CTESTT spec4,rm16,imm16 [wmi:      evex.scc10.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 0a) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+4116, 347, 2300},
    /*  10 : CTESTT spec4,rm32,imm32 [wmi:      evex.scc10.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 0a) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4292, 348, 2301},
    /*  11 : CTESTT spec4,rm64,sdword64 [wmi:      evex.scc10.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 0a) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTT, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4468, 348, 2302},
};

static const struct itemplate instrux_CTESTZ[12] = {
    /*   0 : CTESTZ spec4,rm8,reg8 [wmr:      evex.scc4.dfv.l0.m4.o8 84 /r       ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 04) 300 001(84) 112 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,REG_GPR|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+25042, 346, 2291},
    /*   1 : CTESTZ spec4,rm16,reg16 [wmr:      evex.scc4.dfv.l0.m4.o16 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 04) 300 320 001(85) 112 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,REG_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+14293, 347, 2292},
    /*   2 : CTESTZ spec4,rm32,reg32 [wmr:      evex.scc4.dfv.l0.m4.o32 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 04) 300 321 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+14453, 348, 2293},
    /*   3 : CTESTZ spec4,rm64,reg64 [wmr:      evex.scc4.dfv.l0.m4.o64 85 /r      ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 04) 300 324 001(85) 112 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+14613, 348, 2294},
    /*   4 : CTESTZ spec4,rm8,imm8 [wmi:      evex.scc4.dfv.l0.m4.o8 f6 /0 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 04) 300 001(f6) 210 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14773, 346, 2295},
    /*   5 : CTESTZ spec4,rm16,imm16 [wmi:      evex.scc4.dfv.l0.m4.o16 f7 /0 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 04) 300 320 001(f7) 210 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+3478, 347, 2296},
    /*   6 : CTESTZ spec4,rm32,imm32 [wmi:      evex.scc4.dfv.l0.m4.o32 f7 /0 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 04) 300 321 001(f7) 210 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+3654, 348, 2297},
    /*   7 : CTESTZ spec4,rm64,sdword64 [wmi:      evex.scc4.dfv.l0.m4.o64 f7 /0 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 04) 300 324 001(f7) 210 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+3830, 348, 2298},
    /*   8 : CTESTZ spec4,rm8,imm8 [wmi:      evex.scc4.dfv.l0.m4.o8 f6 /1 ib    ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 04) 300 001(f6) 211 022 : SM1,SM2,WIG,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+14933, 346, 2299},
    /*   9 : CTESTZ spec4,rm16,imm16 [wmi:      evex.scc4.dfv.l0.m4.o16 f7 /1 iw   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 05 04) 300 320 001(f7) 211 032 : SM1,SM2,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS16,IMM_NORMAL|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+4006, 347, 2300},
    /*  10 : CTESTZ spec4,rm32,imm32 [wmi:      evex.scc4.dfv.l0.m4.o32 f7 /1 id   ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 04 04) 300 321 001(f7) 211 042 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS32,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+4182, 348, 2301},
    /*  11 : CTESTZ spec4,rm64,sdword64 [wmi:      evex.scc4.dfv.l0.m4.o64 f7 /1 id,s ] SM1-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 84 04) 300 324 001(f7) 211 256 : SM1,SM2,WW,LONG,SCC,DFV,EVEX,PROT,APX,X86_64 */
        {I_CTESTZ, 3, {IMMEDIATE|FOURBITS,RM_GPR|BITS64,SDWORD|BITS64|IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+4358, 348, 2302},
};

static const struct itemplate instrux_CMOVA[6] = {
    /*   0 : CMOVA reg16,rm16 [rm:       o16 0f 47 /r                    ] SM0-1,P6 */
        /* 320 355 001(47) 110 : SM0,SM1,P6 */
        {I_CMOVA, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68067, 349, 2305},
    /*   1 : CMOVA reg32,rm32 [rm:       o32 0f 47 /r                    ] SM0-1,P6 */
        /* 321 355 001(47) 110 : SM0,SM1,P6 */
        {I_CMOVA, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68163, 349, 2306},
    /*   2 : CMOVA reg64,rm64 [rm:       o64 0f 47 /r                    ] SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(47) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVA, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68259, 14, 2307},
    /*   3 : CMOVA reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 47 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(47) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVA, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15043, 350, 2308},
    /*   4 : CMOVA reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 47 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(47) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVA, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15203, 351, 2309},
    /*   5 : CMOVA reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 47 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(47) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVA, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15363, 351, 2310},
};

static const struct itemplate instrux_CMOVAE[6] = {
    /*   0 : CMOVAE reg16,rm16 [rm:       o16 0f 43 /r                    ] SM0-1,P6,ND */
        /* 320 355 001(43) 110 : SM0,SM1,P6 */
        {I_CMOVAE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68073, 349, 2305},
    /*   1 : CMOVAE reg32,rm32 [rm:       o32 0f 43 /r                    ] SM0-1,P6,ND */
        /* 321 355 001(43) 110 : SM0,SM1,P6 */
        {I_CMOVAE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68169, 349, 2306},
    /*   2 : CMOVAE reg64,rm64 [rm:       o64 0f 43 /r                    ] SM0-1,LONG,PROT,X86_64,ND */
        /* 324 355 001(43) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVAE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68265, 14, 2307},
    /*   3 : CMOVAE reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 43 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 18) 300 320 001(43) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVAE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15053, 350, 2308},
    /*   4 : CMOVAE reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 43 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 18) 300 321 001(43) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVAE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15213, 351, 2309},
    /*   5 : CMOVAE reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 43 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 18) 300 324 001(43) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVAE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15373, 351, 2310},
};

static const struct itemplate instrux_CMOVB[6] = {
    /*   0 : CMOVB reg16,rm16 [rm:       o16 0f 42 /r                    ] SM0-1,P6,ND */
        /* 320 355 001(42) 110 : SM0,SM1,P6 */
        {I_CMOVB, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68079, 349, 2305},
    /*   1 : CMOVB reg32,rm32 [rm:       o32 0f 42 /r                    ] SM0-1,P6,ND */
        /* 321 355 001(42) 110 : SM0,SM1,P6 */
        {I_CMOVB, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68175, 349, 2306},
    /*   2 : CMOVB reg64,rm64 [rm:       o64 0f 42 /r                    ] SM0-1,LONG,PROT,X86_64,ND */
        /* 324 355 001(42) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVB, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68271, 14, 2307},
    /*   3 : CMOVB reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 42 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 18) 300 320 001(42) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVB, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15063, 350, 2308},
    /*   4 : CMOVB reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 42 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 18) 300 321 001(42) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVB, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15223, 351, 2309},
    /*   5 : CMOVB reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 42 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 18) 300 324 001(42) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVB, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15383, 351, 2310},
};

static const struct itemplate instrux_CMOVBE[6] = {
    /*   0 : CMOVBE reg16,rm16 [rm:       o16 0f 46 /r                    ] SM0-1,P6,ND */
        /* 320 355 001(46) 110 : SM0,SM1,P6 */
        {I_CMOVBE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68085, 349, 2305},
    /*   1 : CMOVBE reg32,rm32 [rm:       o32 0f 46 /r                    ] SM0-1,P6,ND */
        /* 321 355 001(46) 110 : SM0,SM1,P6 */
        {I_CMOVBE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68181, 349, 2306},
    /*   2 : CMOVBE reg64,rm64 [rm:       o64 0f 46 /r                    ] SM0-1,LONG,PROT,X86_64,ND */
        /* 324 355 001(46) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVBE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68277, 14, 2307},
    /*   3 : CMOVBE reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 46 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 18) 300 320 001(46) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVBE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15073, 350, 2308},
    /*   4 : CMOVBE reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 46 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 18) 300 321 001(46) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVBE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15233, 351, 2309},
    /*   5 : CMOVBE reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 46 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 18) 300 324 001(46) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVBE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15393, 351, 2310},
};

static const struct itemplate instrux_CMOVC[6] = {
    /*   0 : CMOVC reg16,rm16 [rm:       o16 0f 42 /r                    ] SM0-1,P6 */
        /* 320 355 001(42) 110 : SM0,SM1,P6 */
        {I_CMOVC, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68079, 349, 2305},
    /*   1 : CMOVC reg32,rm32 [rm:       o32 0f 42 /r                    ] SM0-1,P6 */
        /* 321 355 001(42) 110 : SM0,SM1,P6 */
        {I_CMOVC, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68175, 349, 2306},
    /*   2 : CMOVC reg64,rm64 [rm:       o64 0f 42 /r                    ] SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(42) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVC, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68271, 14, 2307},
    /*   3 : CMOVC reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 42 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(42) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVC, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15063, 350, 2308},
    /*   4 : CMOVC reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 42 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(42) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVC, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15223, 351, 2309},
    /*   5 : CMOVC reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 42 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(42) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVC, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15383, 351, 2310},
};

static const struct itemplate instrux_CMOVE[6] = {
    /*   0 : CMOVE reg16,rm16 [rm:       o16 0f 44 /r                    ] SM0-1,P6,ND */
        /* 320 355 001(44) 110 : SM0,SM1,P6 */
        {I_CMOVE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68091, 349, 2305},
    /*   1 : CMOVE reg32,rm32 [rm:       o32 0f 44 /r                    ] SM0-1,P6,ND */
        /* 321 355 001(44) 110 : SM0,SM1,P6 */
        {I_CMOVE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68187, 349, 2306},
    /*   2 : CMOVE reg64,rm64 [rm:       o64 0f 44 /r                    ] SM0-1,LONG,PROT,X86_64,ND */
        /* 324 355 001(44) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68283, 14, 2307},
    /*   3 : CMOVE reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 44 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 18) 300 320 001(44) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15083, 350, 2308},
    /*   4 : CMOVE reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 44 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 18) 300 321 001(44) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15243, 351, 2309},
    /*   5 : CMOVE reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 44 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 18) 300 324 001(44) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15403, 351, 2310},
};

static const struct itemplate instrux_CMOVG[6] = {
    /*   0 : CMOVG reg16,rm16 [rm:       o16 0f 4f /r                    ] SM0-1,P6 */
        /* 320 355 001(4f) 110 : SM0,SM1,P6 */
        {I_CMOVG, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68097, 349, 2305},
    /*   1 : CMOVG reg32,rm32 [rm:       o32 0f 4f /r                    ] SM0-1,P6 */
        /* 321 355 001(4f) 110 : SM0,SM1,P6 */
        {I_CMOVG, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68193, 349, 2306},
    /*   2 : CMOVG reg64,rm64 [rm:       o64 0f 4f /r                    ] SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(4f) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVG, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68289, 14, 2307},
    /*   3 : CMOVG reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 4f /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(4f) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVG, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15093, 350, 2308},
    /*   4 : CMOVG reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 4f /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(4f) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVG, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15253, 351, 2309},
    /*   5 : CMOVG reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 4f /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(4f) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVG, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15413, 351, 2310},
};

static const struct itemplate instrux_CMOVGE[6] = {
    /*   0 : CMOVGE reg16,rm16 [rm:       o16 0f 4d /r                    ] SM0-1,P6,ND */
        /* 320 355 001(4d) 110 : SM0,SM1,P6 */
        {I_CMOVGE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68103, 349, 2305},
    /*   1 : CMOVGE reg32,rm32 [rm:       o32 0f 4d /r                    ] SM0-1,P6,ND */
        /* 321 355 001(4d) 110 : SM0,SM1,P6 */
        {I_CMOVGE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68199, 349, 2306},
    /*   2 : CMOVGE reg64,rm64 [rm:       o64 0f 4d /r                    ] SM0-1,LONG,PROT,X86_64,ND */
        /* 324 355 001(4d) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVGE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68295, 14, 2307},
    /*   3 : CMOVGE reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 4d /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 18) 300 320 001(4d) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVGE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15103, 350, 2308},
    /*   4 : CMOVGE reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 4d /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 18) 300 321 001(4d) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVGE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15263, 351, 2309},
    /*   5 : CMOVGE reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 4d /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 18) 300 324 001(4d) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVGE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15423, 351, 2310},
};

static const struct itemplate instrux_CMOVL[6] = {
    /*   0 : CMOVL reg16,rm16 [rm:       o16 0f 4c /r                    ] SM0-1,P6 */
        /* 320 355 001(4c) 110 : SM0,SM1,P6 */
        {I_CMOVL, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68109, 349, 2305},
    /*   1 : CMOVL reg32,rm32 [rm:       o32 0f 4c /r                    ] SM0-1,P6 */
        /* 321 355 001(4c) 110 : SM0,SM1,P6 */
        {I_CMOVL, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68205, 349, 2306},
    /*   2 : CMOVL reg64,rm64 [rm:       o64 0f 4c /r                    ] SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(4c) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVL, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68301, 14, 2307},
    /*   3 : CMOVL reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 4c /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(4c) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVL, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15113, 350, 2308},
    /*   4 : CMOVL reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 4c /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(4c) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVL, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15273, 351, 2309},
    /*   5 : CMOVL reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 4c /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(4c) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVL, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15433, 351, 2310},
};

static const struct itemplate instrux_CMOVLE[6] = {
    /*   0 : CMOVLE reg16,rm16 [rm:       o16 0f 4e /r                    ] SM0-1,P6,ND */
        /* 320 355 001(4e) 110 : SM0,SM1,P6 */
        {I_CMOVLE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68115, 349, 2305},
    /*   1 : CMOVLE reg32,rm32 [rm:       o32 0f 4e /r                    ] SM0-1,P6,ND */
        /* 321 355 001(4e) 110 : SM0,SM1,P6 */
        {I_CMOVLE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68211, 349, 2306},
    /*   2 : CMOVLE reg64,rm64 [rm:       o64 0f 4e /r                    ] SM0-1,LONG,PROT,X86_64,ND */
        /* 324 355 001(4e) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVLE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68307, 14, 2307},
    /*   3 : CMOVLE reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 4e /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 18) 300 320 001(4e) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVLE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15123, 350, 2308},
    /*   4 : CMOVLE reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 4e /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 18) 300 321 001(4e) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVLE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15283, 351, 2309},
    /*   5 : CMOVLE reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 4e /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 18) 300 324 001(4e) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVLE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15443, 351, 2310},
};

static const struct itemplate instrux_CMOVNA[6] = {
    /*   0 : CMOVNA reg16,rm16 [rm:       o16 0f 46 /r                    ] SM0-1,P6 */
        /* 320 355 001(46) 110 : SM0,SM1,P6 */
        {I_CMOVNA, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68085, 349, 2305},
    /*   1 : CMOVNA reg32,rm32 [rm:       o32 0f 46 /r                    ] SM0-1,P6 */
        /* 321 355 001(46) 110 : SM0,SM1,P6 */
        {I_CMOVNA, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68181, 349, 2306},
    /*   2 : CMOVNA reg64,rm64 [rm:       o64 0f 46 /r                    ] SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(46) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVNA, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68277, 14, 2307},
    /*   3 : CMOVNA reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 46 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(46) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNA, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15073, 350, 2308},
    /*   4 : CMOVNA reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 46 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(46) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNA, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15233, 351, 2309},
    /*   5 : CMOVNA reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 46 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(46) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNA, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15393, 351, 2310},
};

static const struct itemplate instrux_CMOVNAE[6] = {
    /*   0 : CMOVNAE reg16,rm16 [rm:       o16 0f 42 /r                    ] SM0-1,P6,ND */
        /* 320 355 001(42) 110 : SM0,SM1,P6 */
        {I_CMOVNAE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68079, 349, 2305},
    /*   1 : CMOVNAE reg32,rm32 [rm:       o32 0f 42 /r                    ] SM0-1,P6,ND */
        /* 321 355 001(42) 110 : SM0,SM1,P6 */
        {I_CMOVNAE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68175, 349, 2306},
    /*   2 : CMOVNAE reg64,rm64 [rm:       o64 0f 42 /r                    ] SM0-1,LONG,PROT,X86_64,ND */
        /* 324 355 001(42) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVNAE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68271, 14, 2307},
    /*   3 : CMOVNAE reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 42 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 18) 300 320 001(42) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNAE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15063, 350, 2308},
    /*   4 : CMOVNAE reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 42 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 18) 300 321 001(42) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNAE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15223, 351, 2309},
    /*   5 : CMOVNAE reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 42 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 18) 300 324 001(42) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNAE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15383, 351, 2310},
};

static const struct itemplate instrux_CMOVNB[6] = {
    /*   0 : CMOVNB reg16,rm16 [rm:       o16 0f 43 /r                    ] SM0-1,P6,ND */
        /* 320 355 001(43) 110 : SM0,SM1,P6 */
        {I_CMOVNB, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68073, 349, 2305},
    /*   1 : CMOVNB reg32,rm32 [rm:       o32 0f 43 /r                    ] SM0-1,P6,ND */
        /* 321 355 001(43) 110 : SM0,SM1,P6 */
        {I_CMOVNB, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68169, 349, 2306},
    /*   2 : CMOVNB reg64,rm64 [rm:       o64 0f 43 /r                    ] SM0-1,LONG,PROT,X86_64,ND */
        /* 324 355 001(43) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVNB, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68265, 14, 2307},
    /*   3 : CMOVNB reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 43 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 18) 300 320 001(43) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNB, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15053, 350, 2308},
    /*   4 : CMOVNB reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 43 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 18) 300 321 001(43) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNB, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15213, 351, 2309},
    /*   5 : CMOVNB reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 43 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 18) 300 324 001(43) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNB, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15373, 351, 2310},
};

static const struct itemplate instrux_CMOVNBE[6] = {
    /*   0 : CMOVNBE reg16,rm16 [rm:       o16 0f 47 /r                    ] SM0-1,P6,ND */
        /* 320 355 001(47) 110 : SM0,SM1,P6 */
        {I_CMOVNBE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68067, 349, 2305},
    /*   1 : CMOVNBE reg32,rm32 [rm:       o32 0f 47 /r                    ] SM0-1,P6,ND */
        /* 321 355 001(47) 110 : SM0,SM1,P6 */
        {I_CMOVNBE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68163, 349, 2306},
    /*   2 : CMOVNBE reg64,rm64 [rm:       o64 0f 47 /r                    ] SM0-1,LONG,PROT,X86_64,ND */
        /* 324 355 001(47) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVNBE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68259, 14, 2307},
    /*   3 : CMOVNBE reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 47 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 18) 300 320 001(47) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNBE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15043, 350, 2308},
    /*   4 : CMOVNBE reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 47 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 18) 300 321 001(47) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNBE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15203, 351, 2309},
    /*   5 : CMOVNBE reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 47 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 18) 300 324 001(47) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNBE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15363, 351, 2310},
};

static const struct itemplate instrux_CMOVNC[6] = {
    /*   0 : CMOVNC reg16,rm16 [rm:       o16 0f 43 /r                    ] SM0-1,P6 */
        /* 320 355 001(43) 110 : SM0,SM1,P6 */
        {I_CMOVNC, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68073, 349, 2305},
    /*   1 : CMOVNC reg32,rm32 [rm:       o32 0f 43 /r                    ] SM0-1,P6 */
        /* 321 355 001(43) 110 : SM0,SM1,P6 */
        {I_CMOVNC, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68169, 349, 2306},
    /*   2 : CMOVNC reg64,rm64 [rm:       o64 0f 43 /r                    ] SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(43) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVNC, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68265, 14, 2307},
    /*   3 : CMOVNC reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 43 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(43) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNC, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15053, 350, 2308},
    /*   4 : CMOVNC reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 43 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(43) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNC, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15213, 351, 2309},
    /*   5 : CMOVNC reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 43 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(43) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNC, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15373, 351, 2310},
};

static const struct itemplate instrux_CMOVNE[6] = {
    /*   0 : CMOVNE reg16,rm16 [rm:       o16 0f 45 /r                    ] SM0-1,P6,ND */
        /* 320 355 001(45) 110 : SM0,SM1,P6 */
        {I_CMOVNE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68121, 349, 2305},
    /*   1 : CMOVNE reg32,rm32 [rm:       o32 0f 45 /r                    ] SM0-1,P6,ND */
        /* 321 355 001(45) 110 : SM0,SM1,P6 */
        {I_CMOVNE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68217, 349, 2306},
    /*   2 : CMOVNE reg64,rm64 [rm:       o64 0f 45 /r                    ] SM0-1,LONG,PROT,X86_64,ND */
        /* 324 355 001(45) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVNE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68313, 14, 2307},
    /*   3 : CMOVNE reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 45 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 18) 300 320 001(45) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15133, 350, 2308},
    /*   4 : CMOVNE reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 45 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 18) 300 321 001(45) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15293, 351, 2309},
    /*   5 : CMOVNE reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 45 /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 18) 300 324 001(45) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15453, 351, 2310},
};

static const struct itemplate instrux_CMOVNG[6] = {
    /*   0 : CMOVNG reg16,rm16 [rm:       o16 0f 4e /r                    ] SM0-1,P6 */
        /* 320 355 001(4e) 110 : SM0,SM1,P6 */
        {I_CMOVNG, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68115, 349, 2305},
    /*   1 : CMOVNG reg32,rm32 [rm:       o32 0f 4e /r                    ] SM0-1,P6 */
        /* 321 355 001(4e) 110 : SM0,SM1,P6 */
        {I_CMOVNG, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68211, 349, 2306},
    /*   2 : CMOVNG reg64,rm64 [rm:       o64 0f 4e /r                    ] SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(4e) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVNG, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68307, 14, 2307},
    /*   3 : CMOVNG reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 4e /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(4e) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNG, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15123, 350, 2308},
    /*   4 : CMOVNG reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 4e /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(4e) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNG, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15283, 351, 2309},
    /*   5 : CMOVNG reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 4e /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(4e) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNG, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15443, 351, 2310},
};

static const struct itemplate instrux_CMOVNGE[6] = {
    /*   0 : CMOVNGE reg16,rm16 [rm:       o16 0f 4c /r                    ] SM0-1,P6,ND */
        /* 320 355 001(4c) 110 : SM0,SM1,P6 */
        {I_CMOVNGE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68109, 349, 2305},
    /*   1 : CMOVNGE reg32,rm32 [rm:       o32 0f 4c /r                    ] SM0-1,P6,ND */
        /* 321 355 001(4c) 110 : SM0,SM1,P6 */
        {I_CMOVNGE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68205, 349, 2306},
    /*   2 : CMOVNGE reg64,rm64 [rm:       o64 0f 4c /r                    ] SM0-1,LONG,PROT,X86_64,ND */
        /* 324 355 001(4c) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVNGE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68301, 14, 2307},
    /*   3 : CMOVNGE reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 4c /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 18) 300 320 001(4c) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNGE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15113, 350, 2308},
    /*   4 : CMOVNGE reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 4c /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 18) 300 321 001(4c) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNGE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15273, 351, 2309},
    /*   5 : CMOVNGE reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 4c /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 18) 300 324 001(4c) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNGE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15433, 351, 2310},
};

static const struct itemplate instrux_CMOVNL[6] = {
    /*   0 : CMOVNL reg16,rm16 [rm:       o16 0f 4d /r                    ] SM0-1,P6 */
        /* 320 355 001(4d) 110 : SM0,SM1,P6 */
        {I_CMOVNL, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68103, 349, 2305},
    /*   1 : CMOVNL reg32,rm32 [rm:       o32 0f 4d /r                    ] SM0-1,P6 */
        /* 321 355 001(4d) 110 : SM0,SM1,P6 */
        {I_CMOVNL, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68199, 349, 2306},
    /*   2 : CMOVNL reg64,rm64 [rm:       o64 0f 4d /r                    ] SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(4d) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVNL, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68295, 14, 2307},
    /*   3 : CMOVNL reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 4d /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(4d) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNL, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15103, 350, 2308},
    /*   4 : CMOVNL reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 4d /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(4d) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNL, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15263, 351, 2309},
    /*   5 : CMOVNL reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 4d /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(4d) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNL, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15423, 351, 2310},
};

static const struct itemplate instrux_CMOVNLE[6] = {
    /*   0 : CMOVNLE reg16,rm16 [rm:       o16 0f 4f /r                    ] SM0-1,P6,ND */
        /* 320 355 001(4f) 110 : SM0,SM1,P6 */
        {I_CMOVNLE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68097, 349, 2305},
    /*   1 : CMOVNLE reg32,rm32 [rm:       o32 0f 4f /r                    ] SM0-1,P6,ND */
        /* 321 355 001(4f) 110 : SM0,SM1,P6 */
        {I_CMOVNLE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68193, 349, 2306},
    /*   2 : CMOVNLE reg64,rm64 [rm:       o64 0f 4f /r                    ] SM0-1,LONG,PROT,X86_64,ND */
        /* 324 355 001(4f) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVNLE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68289, 14, 2307},
    /*   3 : CMOVNLE reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 4f /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 18) 300 320 001(4f) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNLE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15093, 350, 2308},
    /*   4 : CMOVNLE reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 4f /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 18) 300 321 001(4f) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNLE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15253, 351, 2309},
    /*   5 : CMOVNLE reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 4f /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 18) 300 324 001(4f) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNLE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15413, 351, 2310},
};

static const struct itemplate instrux_CMOVNO[6] = {
    /*   0 : CMOVNO reg16,rm16 [rm:       o16 0f 41 /r                    ] SM0-1,P6 */
        /* 320 355 001(41) 110 : SM0,SM1,P6 */
        {I_CMOVNO, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68127, 349, 2305},
    /*   1 : CMOVNO reg32,rm32 [rm:       o32 0f 41 /r                    ] SM0-1,P6 */
        /* 321 355 001(41) 110 : SM0,SM1,P6 */
        {I_CMOVNO, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68223, 349, 2306},
    /*   2 : CMOVNO reg64,rm64 [rm:       o64 0f 41 /r                    ] SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(41) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVNO, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68319, 14, 2307},
    /*   3 : CMOVNO reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 41 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(41) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNO, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15143, 350, 2308},
    /*   4 : CMOVNO reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 41 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(41) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNO, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15303, 351, 2309},
    /*   5 : CMOVNO reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 41 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(41) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNO, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15463, 351, 2310},
};

static const struct itemplate instrux_CMOVNP[6] = {
    /*   0 : CMOVNP reg16,rm16 [rm:       o16 0f 4b /r                    ] SM0-1,P6,ND */
        /* 320 355 001(4b) 110 : SM0,SM1,P6 */
        {I_CMOVNP, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68133, 349, 2305},
    /*   1 : CMOVNP reg32,rm32 [rm:       o32 0f 4b /r                    ] SM0-1,P6,ND */
        /* 321 355 001(4b) 110 : SM0,SM1,P6 */
        {I_CMOVNP, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68229, 349, 2306},
    /*   2 : CMOVNP reg64,rm64 [rm:       o64 0f 4b /r                    ] SM0-1,LONG,PROT,X86_64,ND */
        /* 324 355 001(4b) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVNP, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68325, 14, 2307},
    /*   3 : CMOVNP reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 4b /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 18) 300 320 001(4b) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNP, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15153, 350, 2308},
    /*   4 : CMOVNP reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 4b /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 18) 300 321 001(4b) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNP, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15313, 351, 2309},
    /*   5 : CMOVNP reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 4b /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 18) 300 324 001(4b) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNP, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15473, 351, 2310},
};

static const struct itemplate instrux_CMOVNS[6] = {
    /*   0 : CMOVNS reg16,rm16 [rm:       o16 0f 49 /r                    ] SM0-1,P6 */
        /* 320 355 001(49) 110 : SM0,SM1,P6 */
        {I_CMOVNS, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68139, 349, 2305},
    /*   1 : CMOVNS reg32,rm32 [rm:       o32 0f 49 /r                    ] SM0-1,P6 */
        /* 321 355 001(49) 110 : SM0,SM1,P6 */
        {I_CMOVNS, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68235, 349, 2306},
    /*   2 : CMOVNS reg64,rm64 [rm:       o64 0f 49 /r                    ] SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(49) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVNS, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68331, 14, 2307},
    /*   3 : CMOVNS reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 49 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(49) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNS, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15163, 350, 2308},
    /*   4 : CMOVNS reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 49 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(49) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNS, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15323, 351, 2309},
    /*   5 : CMOVNS reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 49 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(49) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNS, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15483, 351, 2310},
};

static const struct itemplate instrux_CMOVNZ[6] = {
    /*   0 : CMOVNZ reg16,rm16 [rm:       o16 0f 45 /r                    ] SM0-1,P6 */
        /* 320 355 001(45) 110 : SM0,SM1,P6 */
        {I_CMOVNZ, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68121, 349, 2305},
    /*   1 : CMOVNZ reg32,rm32 [rm:       o32 0f 45 /r                    ] SM0-1,P6 */
        /* 321 355 001(45) 110 : SM0,SM1,P6 */
        {I_CMOVNZ, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68217, 349, 2306},
    /*   2 : CMOVNZ reg64,rm64 [rm:       o64 0f 45 /r                    ] SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(45) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVNZ, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68313, 14, 2307},
    /*   3 : CMOVNZ reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 45 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(45) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNZ, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15133, 350, 2308},
    /*   4 : CMOVNZ reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 45 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(45) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNZ, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15293, 351, 2309},
    /*   5 : CMOVNZ reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 45 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(45) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVNZ, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15453, 351, 2310},
};

static const struct itemplate instrux_CMOVO[6] = {
    /*   0 : CMOVO reg16,rm16 [rm:       o16 0f 40 /r                    ] SM0-1,P6 */
        /* 320 355 001(40) 110 : SM0,SM1,P6 */
        {I_CMOVO, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68145, 349, 2305},
    /*   1 : CMOVO reg32,rm32 [rm:       o32 0f 40 /r                    ] SM0-1,P6 */
        /* 321 355 001(40) 110 : SM0,SM1,P6 */
        {I_CMOVO, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68241, 349, 2306},
    /*   2 : CMOVO reg64,rm64 [rm:       o64 0f 40 /r                    ] SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(40) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVO, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68337, 14, 2307},
    /*   3 : CMOVO reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 40 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(40) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVO, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15173, 350, 2308},
    /*   4 : CMOVO reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 40 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(40) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVO, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15333, 351, 2309},
    /*   5 : CMOVO reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 40 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(40) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVO, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15493, 351, 2310},
};

static const struct itemplate instrux_CMOVP[6] = {
    /*   0 : CMOVP reg16,rm16 [rm:       o16 0f 4a /r                    ] SM0-1,P6,ND */
        /* 320 355 001(4a) 110 : SM0,SM1,P6 */
        {I_CMOVP, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68151, 349, 2305},
    /*   1 : CMOVP reg32,rm32 [rm:       o32 0f 4a /r                    ] SM0-1,P6,ND */
        /* 321 355 001(4a) 110 : SM0,SM1,P6 */
        {I_CMOVP, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68247, 349, 2306},
    /*   2 : CMOVP reg64,rm64 [rm:       o64 0f 4a /r                    ] SM0-1,LONG,PROT,X86_64,ND */
        /* 324 355 001(4a) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVP, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68343, 14, 2307},
    /*   3 : CMOVP reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 4a /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 18) 300 320 001(4a) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVP, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15183, 350, 2308},
    /*   4 : CMOVP reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 4a /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 18) 300 321 001(4a) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVP, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15343, 351, 2309},
    /*   5 : CMOVP reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 4a /r    ] SM0-2,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 18) 300 324 001(4a) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVP, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15503, 351, 2310},
};

static const struct itemplate instrux_CMOVPE[6] = {
    /*   0 : CMOVPE reg16,rm16 [rm:       o16 0f 4a /r                    ] SM0-1,P6 */
        /* 320 355 001(4a) 110 : SM0,SM1,P6 */
        {I_CMOVPE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68151, 349, 2305},
    /*   1 : CMOVPE reg32,rm32 [rm:       o32 0f 4a /r                    ] SM0-1,P6 */
        /* 321 355 001(4a) 110 : SM0,SM1,P6 */
        {I_CMOVPE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68247, 349, 2306},
    /*   2 : CMOVPE reg64,rm64 [rm:       o64 0f 4a /r                    ] SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(4a) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVPE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68343, 14, 2307},
    /*   3 : CMOVPE reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 4a /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(4a) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVPE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15183, 350, 2308},
    /*   4 : CMOVPE reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 4a /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(4a) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVPE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15343, 351, 2309},
    /*   5 : CMOVPE reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 4a /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(4a) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVPE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15503, 351, 2310},
};

static const struct itemplate instrux_CMOVPO[6] = {
    /*   0 : CMOVPO reg16,rm16 [rm:       o16 0f 4b /r                    ] SM0-1,P6 */
        /* 320 355 001(4b) 110 : SM0,SM1,P6 */
        {I_CMOVPO, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68133, 349, 2305},
    /*   1 : CMOVPO reg32,rm32 [rm:       o32 0f 4b /r                    ] SM0-1,P6 */
        /* 321 355 001(4b) 110 : SM0,SM1,P6 */
        {I_CMOVPO, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68229, 349, 2306},
    /*   2 : CMOVPO reg64,rm64 [rm:       o64 0f 4b /r                    ] SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(4b) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVPO, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68325, 14, 2307},
    /*   3 : CMOVPO reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 4b /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(4b) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVPO, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15153, 350, 2308},
    /*   4 : CMOVPO reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 4b /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(4b) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVPO, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15313, 351, 2309},
    /*   5 : CMOVPO reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 4b /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(4b) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVPO, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15473, 351, 2310},
};

static const struct itemplate instrux_CMOVS[6] = {
    /*   0 : CMOVS reg16,rm16 [rm:       o16 0f 48 /r                    ] SM0-1,P6 */
        /* 320 355 001(48) 110 : SM0,SM1,P6 */
        {I_CMOVS, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68157, 349, 2305},
    /*   1 : CMOVS reg32,rm32 [rm:       o32 0f 48 /r                    ] SM0-1,P6 */
        /* 321 355 001(48) 110 : SM0,SM1,P6 */
        {I_CMOVS, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68253, 349, 2306},
    /*   2 : CMOVS reg64,rm64 [rm:       o64 0f 48 /r                    ] SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(48) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVS, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68349, 14, 2307},
    /*   3 : CMOVS reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 48 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(48) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVS, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15193, 350, 2308},
    /*   4 : CMOVS reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 48 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(48) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVS, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15353, 351, 2309},
    /*   5 : CMOVS reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 48 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(48) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVS, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15513, 351, 2310},
};

static const struct itemplate instrux_CMOVZ[6] = {
    /*   0 : CMOVZ reg16,rm16 [rm:       o16 0f 44 /r                    ] SM0-1,P6 */
        /* 320 355 001(44) 110 : SM0,SM1,P6 */
        {I_CMOVZ, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+68091, 349, 2305},
    /*   1 : CMOVZ reg32,rm32 [rm:       o32 0f 44 /r                    ] SM0-1,P6 */
        /* 321 355 001(44) 110 : SM0,SM1,P6 */
        {I_CMOVZ, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68187, 349, 2306},
    /*   2 : CMOVZ reg64,rm64 [rm:       o64 0f 44 /r                    ] SM0-1,LONG,PROT,X86_64 */
        /* 324 355 001(44) 110 : SM0,SM1,LONG,PROT,X86_64 */
        {I_CMOVZ, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68283, 14, 2307},
    /*   3 : CMOVZ reg16,reg16,rm16 [vrm:      evex.nf0.nd1.l0.m4.o16 44 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 18) 300 320 001(44) 121 : SM0,SM1,SM2,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVZ, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+15083, 350, 2308},
    /*   4 : CMOVZ reg32,reg32,rm32 [vrm:      evex.nf0.nd1.l0.m4.o32 44 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 18) 300 321 001(44) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVZ, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+15243, 351, 2309},
    /*   5 : CMOVZ reg64,reg64,rm64 [vrm:      evex.nf0.nd1.l0.m4.o64 44 /r    ] SM0-2,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 18) 300 324 001(44) 121 : SM0,SM1,SM2,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CMOVZ, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+15403, 351, 2310},
};

static const struct itemplate instrux_CFCMOVA[15] = {
    /*   0 : CFCMOVA rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 47 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(47) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVA, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15523, 352, 2311},
    /*   1 : CFCMOVA rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 47 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(47) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVA, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15683, 353, 2312},
    /*   2 : CFCMOVA rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 47 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(47) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVA, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15843, 353, 2313},
    /*   3 : CFCMOVA reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 47 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(47) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVA, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16003, 352, 2314},
    /*   4 : CFCMOVA reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 47 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(47) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVA, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16163, 353, 2315},
    /*   5 : CFCMOVA reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 47 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(47) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVA, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16323, 353, 2316},
    /*   6 : CFCMOVA reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 47 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(47) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVA, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16483, 354, 2317},
    /*   7 : CFCMOVA reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 47 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(47) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVA, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16643, 352, 2317},
    /*   8 : CFCMOVA reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 47 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(47) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVA, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16803, 355, 2317},
    /*   9 : CFCMOVA reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 47 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(47) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVA, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+16963, 356, 2318},
    /*  10 : CFCMOVA reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 47 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(47) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVA, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17123, 353, 2318},
    /*  11 : CFCMOVA reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 47 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(47) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVA, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17283, 357, 2318},
    /*  12 : CFCMOVA reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 47 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(47) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVA, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17443, 356, 2319},
    /*  13 : CFCMOVA reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 47 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(47) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVA, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17603, 353, 2319},
    /*  14 : CFCMOVA reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 47 /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(47) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVA, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17763, 357, 2319},
};

static const struct itemplate instrux_CFCMOVAE[15] = {
    /*   0 : CFCMOVAE rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 43 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(43) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVAE, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15533, 352, 2311},
    /*   1 : CFCMOVAE rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 43 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(43) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVAE, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15693, 353, 2312},
    /*   2 : CFCMOVAE rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 43 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(43) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVAE, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15853, 353, 2313},
    /*   3 : CFCMOVAE reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 43 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 08) 300 320 001(43) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVAE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16013, 352, 2314},
    /*   4 : CFCMOVAE reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 43 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 08) 300 321 001(43) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVAE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16173, 353, 2315},
    /*   5 : CFCMOVAE reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 43 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 08) 300 324 001(43) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVAE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16333, 353, 2316},
    /*   6 : CFCMOVAE reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 43 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 1c) 300 320 001(43) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVAE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16493, 354, 2317},
    /*   7 : CFCMOVAE reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 43 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(43) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVAE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16653, 352, 2317},
    /*   8 : CFCMOVAE reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 43 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(43) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVAE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16813, 355, 2317},
    /*   9 : CFCMOVAE reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 43 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 1c) 300 321 001(43) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVAE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+16973, 356, 2318},
    /*  10 : CFCMOVAE reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 43 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(43) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVAE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17133, 353, 2318},
    /*  11 : CFCMOVAE reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 43 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(43) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVAE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17293, 357, 2318},
    /*  12 : CFCMOVAE reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 43 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 1c) 300 324 001(43) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVAE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17453, 356, 2319},
    /*  13 : CFCMOVAE reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 43 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(43) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVAE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17613, 353, 2319},
    /*  14 : CFCMOVAE reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 43 /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(43) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVAE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17773, 357, 2319},
};

static const struct itemplate instrux_CFCMOVB[15] = {
    /*   0 : CFCMOVB rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 42 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(42) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVB, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15543, 352, 2311},
    /*   1 : CFCMOVB rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 42 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(42) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVB, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15703, 353, 2312},
    /*   2 : CFCMOVB rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 42 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(42) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVB, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15863, 353, 2313},
    /*   3 : CFCMOVB reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 42 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 08) 300 320 001(42) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVB, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16023, 352, 2314},
    /*   4 : CFCMOVB reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 42 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 08) 300 321 001(42) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVB, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16183, 353, 2315},
    /*   5 : CFCMOVB reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 42 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 08) 300 324 001(42) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVB, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16343, 353, 2316},
    /*   6 : CFCMOVB reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 42 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 1c) 300 320 001(42) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVB, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16503, 354, 2317},
    /*   7 : CFCMOVB reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 42 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(42) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVB, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16663, 352, 2317},
    /*   8 : CFCMOVB reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 42 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(42) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVB, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16823, 355, 2317},
    /*   9 : CFCMOVB reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 42 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 1c) 300 321 001(42) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVB, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+16983, 356, 2318},
    /*  10 : CFCMOVB reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 42 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(42) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVB, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17143, 353, 2318},
    /*  11 : CFCMOVB reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 42 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(42) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVB, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17303, 357, 2318},
    /*  12 : CFCMOVB reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 42 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 1c) 300 324 001(42) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVB, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17463, 356, 2319},
    /*  13 : CFCMOVB reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 42 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(42) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVB, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17623, 353, 2319},
    /*  14 : CFCMOVB reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 42 /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(42) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVB, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17783, 357, 2319},
};

static const struct itemplate instrux_CFCMOVBE[15] = {
    /*   0 : CFCMOVBE rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 46 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(46) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVBE, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15553, 352, 2311},
    /*   1 : CFCMOVBE rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 46 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(46) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVBE, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15713, 353, 2312},
    /*   2 : CFCMOVBE rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 46 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(46) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVBE, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15873, 353, 2313},
    /*   3 : CFCMOVBE reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 46 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 08) 300 320 001(46) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVBE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16033, 352, 2314},
    /*   4 : CFCMOVBE reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 46 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 08) 300 321 001(46) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVBE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16193, 353, 2315},
    /*   5 : CFCMOVBE reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 46 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 08) 300 324 001(46) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVBE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16353, 353, 2316},
    /*   6 : CFCMOVBE reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 46 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 1c) 300 320 001(46) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVBE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16513, 354, 2317},
    /*   7 : CFCMOVBE reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 46 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(46) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVBE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16673, 352, 2317},
    /*   8 : CFCMOVBE reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 46 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(46) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVBE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16833, 355, 2317},
    /*   9 : CFCMOVBE reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 46 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 1c) 300 321 001(46) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVBE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+16993, 356, 2318},
    /*  10 : CFCMOVBE reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 46 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(46) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVBE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17153, 353, 2318},
    /*  11 : CFCMOVBE reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 46 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(46) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVBE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17313, 357, 2318},
    /*  12 : CFCMOVBE reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 46 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 1c) 300 324 001(46) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVBE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17473, 356, 2319},
    /*  13 : CFCMOVBE reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 46 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(46) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVBE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17633, 353, 2319},
    /*  14 : CFCMOVBE reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 46 /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(46) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVBE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17793, 357, 2319},
};

static const struct itemplate instrux_CFCMOVC[15] = {
    /*   0 : CFCMOVC rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 42 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(42) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVC, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15543, 352, 2311},
    /*   1 : CFCMOVC rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 42 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(42) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVC, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15703, 353, 2312},
    /*   2 : CFCMOVC rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 42 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(42) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVC, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15863, 353, 2313},
    /*   3 : CFCMOVC reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 42 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(42) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVC, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16023, 352, 2314},
    /*   4 : CFCMOVC reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 42 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(42) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVC, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16183, 353, 2315},
    /*   5 : CFCMOVC reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 42 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(42) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVC, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16343, 353, 2316},
    /*   6 : CFCMOVC reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 42 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(42) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVC, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16503, 354, 2317},
    /*   7 : CFCMOVC reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 42 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(42) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVC, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16663, 352, 2317},
    /*   8 : CFCMOVC reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 42 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(42) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVC, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16823, 355, 2317},
    /*   9 : CFCMOVC reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 42 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(42) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVC, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+16983, 356, 2318},
    /*  10 : CFCMOVC reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 42 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(42) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVC, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17143, 353, 2318},
    /*  11 : CFCMOVC reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 42 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(42) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVC, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17303, 357, 2318},
    /*  12 : CFCMOVC reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 42 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(42) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVC, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17463, 356, 2319},
    /*  13 : CFCMOVC reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 42 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(42) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVC, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17623, 353, 2319},
    /*  14 : CFCMOVC reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 42 /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(42) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVC, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17783, 357, 2319},
};

static const struct itemplate instrux_CFCMOVE[15] = {
    /*   0 : CFCMOVE rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 44 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(44) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVE, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15563, 352, 2311},
    /*   1 : CFCMOVE rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 44 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(44) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVE, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15723, 353, 2312},
    /*   2 : CFCMOVE rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 44 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(44) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVE, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15883, 353, 2313},
    /*   3 : CFCMOVE reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 44 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 08) 300 320 001(44) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16043, 352, 2314},
    /*   4 : CFCMOVE reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 44 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 08) 300 321 001(44) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16203, 353, 2315},
    /*   5 : CFCMOVE reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 44 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 08) 300 324 001(44) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16363, 353, 2316},
    /*   6 : CFCMOVE reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 44 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 1c) 300 320 001(44) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16523, 354, 2317},
    /*   7 : CFCMOVE reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 44 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(44) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16683, 352, 2317},
    /*   8 : CFCMOVE reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 44 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(44) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16843, 355, 2317},
    /*   9 : CFCMOVE reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 44 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 1c) 300 321 001(44) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+17003, 356, 2318},
    /*  10 : CFCMOVE reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 44 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(44) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17163, 353, 2318},
    /*  11 : CFCMOVE reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 44 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(44) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17323, 357, 2318},
    /*  12 : CFCMOVE reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 44 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 1c) 300 324 001(44) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17483, 356, 2319},
    /*  13 : CFCMOVE reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 44 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(44) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17643, 353, 2319},
    /*  14 : CFCMOVE reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 44 /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(44) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17803, 357, 2319},
};

static const struct itemplate instrux_CFCMOVG[15] = {
    /*   0 : CFCMOVG rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 4f /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(4f) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVG, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15573, 352, 2311},
    /*   1 : CFCMOVG rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 4f /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(4f) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVG, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15733, 353, 2312},
    /*   2 : CFCMOVG rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 4f /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(4f) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVG, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15893, 353, 2313},
    /*   3 : CFCMOVG reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 4f /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(4f) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVG, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16053, 352, 2314},
    /*   4 : CFCMOVG reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 4f /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(4f) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVG, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16213, 353, 2315},
    /*   5 : CFCMOVG reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 4f /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(4f) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVG, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16373, 353, 2316},
    /*   6 : CFCMOVG reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 4f /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(4f) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVG, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16533, 354, 2317},
    /*   7 : CFCMOVG reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 4f /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(4f) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVG, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16693, 352, 2317},
    /*   8 : CFCMOVG reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 4f /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(4f) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVG, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16853, 355, 2317},
    /*   9 : CFCMOVG reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 4f /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(4f) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVG, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+17013, 356, 2318},
    /*  10 : CFCMOVG reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 4f /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(4f) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVG, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17173, 353, 2318},
    /*  11 : CFCMOVG reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 4f /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(4f) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVG, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17333, 357, 2318},
    /*  12 : CFCMOVG reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 4f /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(4f) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVG, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17493, 356, 2319},
    /*  13 : CFCMOVG reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 4f /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(4f) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVG, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17653, 353, 2319},
    /*  14 : CFCMOVG reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 4f /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(4f) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVG, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17813, 357, 2319},
};

static const struct itemplate instrux_CFCMOVGE[15] = {
    /*   0 : CFCMOVGE rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 4d /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(4d) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVGE, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15583, 352, 2311},
    /*   1 : CFCMOVGE rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 4d /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(4d) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVGE, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15743, 353, 2312},
    /*   2 : CFCMOVGE rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 4d /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(4d) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVGE, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15903, 353, 2313},
    /*   3 : CFCMOVGE reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 4d /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 08) 300 320 001(4d) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVGE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16063, 352, 2314},
    /*   4 : CFCMOVGE reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 4d /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 08) 300 321 001(4d) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVGE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16223, 353, 2315},
    /*   5 : CFCMOVGE reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 4d /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 08) 300 324 001(4d) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVGE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16383, 353, 2316},
    /*   6 : CFCMOVGE reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 4d /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 1c) 300 320 001(4d) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVGE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16543, 354, 2317},
    /*   7 : CFCMOVGE reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 4d /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(4d) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVGE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16703, 352, 2317},
    /*   8 : CFCMOVGE reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 4d /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(4d) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVGE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16863, 355, 2317},
    /*   9 : CFCMOVGE reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 4d /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 1c) 300 321 001(4d) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVGE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+17023, 356, 2318},
    /*  10 : CFCMOVGE reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 4d /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(4d) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVGE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17183, 353, 2318},
    /*  11 : CFCMOVGE reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 4d /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(4d) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVGE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17343, 357, 2318},
    /*  12 : CFCMOVGE reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 4d /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 1c) 300 324 001(4d) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVGE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17503, 356, 2319},
    /*  13 : CFCMOVGE reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 4d /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(4d) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVGE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17663, 353, 2319},
    /*  14 : CFCMOVGE reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 4d /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(4d) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVGE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17823, 357, 2319},
};

static const struct itemplate instrux_CFCMOVL[15] = {
    /*   0 : CFCMOVL rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 4c /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(4c) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVL, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15593, 352, 2311},
    /*   1 : CFCMOVL rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 4c /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(4c) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVL, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15753, 353, 2312},
    /*   2 : CFCMOVL rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 4c /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(4c) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVL, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15913, 353, 2313},
    /*   3 : CFCMOVL reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 4c /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(4c) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVL, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16073, 352, 2314},
    /*   4 : CFCMOVL reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 4c /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(4c) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVL, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16233, 353, 2315},
    /*   5 : CFCMOVL reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 4c /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(4c) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVL, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16393, 353, 2316},
    /*   6 : CFCMOVL reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 4c /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(4c) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVL, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16553, 354, 2317},
    /*   7 : CFCMOVL reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 4c /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(4c) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVL, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16713, 352, 2317},
    /*   8 : CFCMOVL reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 4c /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(4c) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVL, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16873, 355, 2317},
    /*   9 : CFCMOVL reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 4c /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(4c) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVL, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+17033, 356, 2318},
    /*  10 : CFCMOVL reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 4c /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(4c) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVL, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17193, 353, 2318},
    /*  11 : CFCMOVL reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 4c /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(4c) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVL, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17353, 357, 2318},
    /*  12 : CFCMOVL reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 4c /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(4c) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVL, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17513, 356, 2319},
    /*  13 : CFCMOVL reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 4c /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(4c) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVL, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17673, 353, 2319},
    /*  14 : CFCMOVL reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 4c /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(4c) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVL, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17833, 357, 2319},
};

static const struct itemplate instrux_CFCMOVLE[15] = {
    /*   0 : CFCMOVLE rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 4e /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(4e) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVLE, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15603, 352, 2311},
    /*   1 : CFCMOVLE rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 4e /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(4e) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVLE, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15763, 353, 2312},
    /*   2 : CFCMOVLE rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 4e /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(4e) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVLE, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15923, 353, 2313},
    /*   3 : CFCMOVLE reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 4e /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 08) 300 320 001(4e) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVLE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16083, 352, 2314},
    /*   4 : CFCMOVLE reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 4e /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 08) 300 321 001(4e) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVLE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16243, 353, 2315},
    /*   5 : CFCMOVLE reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 4e /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 08) 300 324 001(4e) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVLE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16403, 353, 2316},
    /*   6 : CFCMOVLE reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 4e /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 1c) 300 320 001(4e) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVLE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16563, 354, 2317},
    /*   7 : CFCMOVLE reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 4e /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(4e) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVLE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16723, 352, 2317},
    /*   8 : CFCMOVLE reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 4e /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(4e) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVLE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16883, 355, 2317},
    /*   9 : CFCMOVLE reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 4e /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 1c) 300 321 001(4e) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVLE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+17043, 356, 2318},
    /*  10 : CFCMOVLE reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 4e /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(4e) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVLE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17203, 353, 2318},
    /*  11 : CFCMOVLE reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 4e /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(4e) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVLE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17363, 357, 2318},
    /*  12 : CFCMOVLE reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 4e /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 1c) 300 324 001(4e) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVLE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17523, 356, 2319},
    /*  13 : CFCMOVLE reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 4e /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(4e) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVLE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17683, 353, 2319},
    /*  14 : CFCMOVLE reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 4e /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(4e) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVLE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17843, 357, 2319},
};

static const struct itemplate instrux_CFCMOVNA[15] = {
    /*   0 : CFCMOVNA rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 46 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(46) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNA, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15553, 352, 2311},
    /*   1 : CFCMOVNA rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 46 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(46) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNA, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15713, 353, 2312},
    /*   2 : CFCMOVNA rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 46 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(46) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNA, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15873, 353, 2313},
    /*   3 : CFCMOVNA reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 46 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(46) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNA, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16033, 352, 2314},
    /*   4 : CFCMOVNA reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 46 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(46) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNA, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16193, 353, 2315},
    /*   5 : CFCMOVNA reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 46 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(46) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNA, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16353, 353, 2316},
    /*   6 : CFCMOVNA reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 46 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(46) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNA, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16513, 354, 2317},
    /*   7 : CFCMOVNA reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 46 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(46) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNA, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16673, 352, 2317},
    /*   8 : CFCMOVNA reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 46 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(46) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNA, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16833, 355, 2317},
    /*   9 : CFCMOVNA reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 46 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(46) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNA, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+16993, 356, 2318},
    /*  10 : CFCMOVNA reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 46 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(46) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNA, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17153, 353, 2318},
    /*  11 : CFCMOVNA reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 46 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(46) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNA, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17313, 357, 2318},
    /*  12 : CFCMOVNA reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 46 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(46) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNA, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17473, 356, 2319},
    /*  13 : CFCMOVNA reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 46 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(46) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNA, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17633, 353, 2319},
    /*  14 : CFCMOVNA reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 46 /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(46) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNA, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17793, 357, 2319},
};

static const struct itemplate instrux_CFCMOVNAE[15] = {
    /*   0 : CFCMOVNAE rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 42 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(42) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNAE, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15543, 352, 2311},
    /*   1 : CFCMOVNAE rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 42 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(42) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNAE, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15703, 353, 2312},
    /*   2 : CFCMOVNAE rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 42 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(42) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNAE, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15863, 353, 2313},
    /*   3 : CFCMOVNAE reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 42 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 08) 300 320 001(42) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNAE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16023, 352, 2314},
    /*   4 : CFCMOVNAE reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 42 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 08) 300 321 001(42) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNAE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16183, 353, 2315},
    /*   5 : CFCMOVNAE reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 42 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 08) 300 324 001(42) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNAE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16343, 353, 2316},
    /*   6 : CFCMOVNAE reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 42 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 1c) 300 320 001(42) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNAE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16503, 354, 2317},
    /*   7 : CFCMOVNAE reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 42 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(42) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNAE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16663, 352, 2317},
    /*   8 : CFCMOVNAE reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 42 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(42) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNAE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16823, 355, 2317},
    /*   9 : CFCMOVNAE reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 42 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 1c) 300 321 001(42) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNAE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+16983, 356, 2318},
    /*  10 : CFCMOVNAE reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 42 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(42) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNAE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17143, 353, 2318},
    /*  11 : CFCMOVNAE reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 42 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(42) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNAE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17303, 357, 2318},
    /*  12 : CFCMOVNAE reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 42 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 1c) 300 324 001(42) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNAE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17463, 356, 2319},
    /*  13 : CFCMOVNAE reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 42 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(42) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNAE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17623, 353, 2319},
    /*  14 : CFCMOVNAE reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 42 /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(42) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNAE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17783, 357, 2319},
};

static const struct itemplate instrux_CFCMOVNB[15] = {
    /*   0 : CFCMOVNB rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 43 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(43) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNB, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15533, 352, 2311},
    /*   1 : CFCMOVNB rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 43 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(43) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNB, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15693, 353, 2312},
    /*   2 : CFCMOVNB rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 43 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(43) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNB, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15853, 353, 2313},
    /*   3 : CFCMOVNB reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 43 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 08) 300 320 001(43) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNB, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16013, 352, 2314},
    /*   4 : CFCMOVNB reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 43 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 08) 300 321 001(43) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNB, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16173, 353, 2315},
    /*   5 : CFCMOVNB reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 43 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 08) 300 324 001(43) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNB, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16333, 353, 2316},
    /*   6 : CFCMOVNB reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 43 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 1c) 300 320 001(43) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNB, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16493, 354, 2317},
    /*   7 : CFCMOVNB reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 43 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(43) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNB, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16653, 352, 2317},
    /*   8 : CFCMOVNB reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 43 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(43) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNB, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16813, 355, 2317},
    /*   9 : CFCMOVNB reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 43 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 1c) 300 321 001(43) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNB, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+16973, 356, 2318},
    /*  10 : CFCMOVNB reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 43 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(43) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNB, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17133, 353, 2318},
    /*  11 : CFCMOVNB reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 43 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(43) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNB, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17293, 357, 2318},
    /*  12 : CFCMOVNB reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 43 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 1c) 300 324 001(43) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNB, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17453, 356, 2319},
    /*  13 : CFCMOVNB reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 43 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(43) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNB, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17613, 353, 2319},
    /*  14 : CFCMOVNB reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 43 /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(43) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNB, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17773, 357, 2319},
};

static const struct itemplate instrux_CFCMOVNBE[15] = {
    /*   0 : CFCMOVNBE rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 47 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(47) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNBE, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15523, 352, 2311},
    /*   1 : CFCMOVNBE rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 47 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(47) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNBE, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15683, 353, 2312},
    /*   2 : CFCMOVNBE rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 47 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(47) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNBE, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15843, 353, 2313},
    /*   3 : CFCMOVNBE reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 47 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 08) 300 320 001(47) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNBE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16003, 352, 2314},
    /*   4 : CFCMOVNBE reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 47 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 08) 300 321 001(47) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNBE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16163, 353, 2315},
    /*   5 : CFCMOVNBE reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 47 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 08) 300 324 001(47) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNBE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16323, 353, 2316},
    /*   6 : CFCMOVNBE reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 47 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 1c) 300 320 001(47) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNBE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16483, 354, 2317},
    /*   7 : CFCMOVNBE reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 47 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(47) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNBE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16643, 352, 2317},
    /*   8 : CFCMOVNBE reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 47 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(47) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNBE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16803, 355, 2317},
    /*   9 : CFCMOVNBE reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 47 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 1c) 300 321 001(47) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNBE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+16963, 356, 2318},
    /*  10 : CFCMOVNBE reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 47 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(47) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNBE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17123, 353, 2318},
    /*  11 : CFCMOVNBE reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 47 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(47) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNBE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17283, 357, 2318},
    /*  12 : CFCMOVNBE reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 47 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 1c) 300 324 001(47) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNBE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17443, 356, 2319},
    /*  13 : CFCMOVNBE reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 47 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(47) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNBE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17603, 353, 2319},
    /*  14 : CFCMOVNBE reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 47 /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(47) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNBE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17763, 357, 2319},
};

static const struct itemplate instrux_CFCMOVNC[15] = {
    /*   0 : CFCMOVNC rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 43 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(43) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNC, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15533, 352, 2311},
    /*   1 : CFCMOVNC rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 43 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(43) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNC, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15693, 353, 2312},
    /*   2 : CFCMOVNC rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 43 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(43) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNC, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15853, 353, 2313},
    /*   3 : CFCMOVNC reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 43 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(43) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNC, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16013, 352, 2314},
    /*   4 : CFCMOVNC reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 43 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(43) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNC, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16173, 353, 2315},
    /*   5 : CFCMOVNC reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 43 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(43) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNC, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16333, 353, 2316},
    /*   6 : CFCMOVNC reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 43 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(43) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNC, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16493, 354, 2317},
    /*   7 : CFCMOVNC reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 43 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(43) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNC, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16653, 352, 2317},
    /*   8 : CFCMOVNC reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 43 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(43) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNC, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16813, 355, 2317},
    /*   9 : CFCMOVNC reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 43 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(43) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNC, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+16973, 356, 2318},
    /*  10 : CFCMOVNC reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 43 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(43) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNC, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17133, 353, 2318},
    /*  11 : CFCMOVNC reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 43 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(43) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNC, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17293, 357, 2318},
    /*  12 : CFCMOVNC reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 43 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(43) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNC, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17453, 356, 2319},
    /*  13 : CFCMOVNC reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 43 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(43) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNC, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17613, 353, 2319},
    /*  14 : CFCMOVNC reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 43 /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(43) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNC, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17773, 357, 2319},
};

static const struct itemplate instrux_CFCMOVNE[15] = {
    /*   0 : CFCMOVNE rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 45 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(45) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNE, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15613, 352, 2311},
    /*   1 : CFCMOVNE rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 45 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(45) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNE, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15773, 353, 2312},
    /*   2 : CFCMOVNE rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 45 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(45) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNE, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15933, 353, 2313},
    /*   3 : CFCMOVNE reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 45 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 08) 300 320 001(45) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16093, 352, 2314},
    /*   4 : CFCMOVNE reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 45 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 08) 300 321 001(45) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16253, 353, 2315},
    /*   5 : CFCMOVNE reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 45 /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 08) 300 324 001(45) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16413, 353, 2316},
    /*   6 : CFCMOVNE reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 45 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 1c) 300 320 001(45) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16573, 354, 2317},
    /*   7 : CFCMOVNE reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 45 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(45) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16733, 352, 2317},
    /*   8 : CFCMOVNE reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 45 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(45) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16893, 355, 2317},
    /*   9 : CFCMOVNE reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 45 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 1c) 300 321 001(45) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+17053, 356, 2318},
    /*  10 : CFCMOVNE reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 45 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(45) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17213, 353, 2318},
    /*  11 : CFCMOVNE reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 45 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(45) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17373, 357, 2318},
    /*  12 : CFCMOVNE reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 45 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 1c) 300 324 001(45) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17533, 356, 2319},
    /*  13 : CFCMOVNE reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 45 /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(45) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17693, 353, 2319},
    /*  14 : CFCMOVNE reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 45 /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(45) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17853, 357, 2319},
};

static const struct itemplate instrux_CFCMOVNG[15] = {
    /*   0 : CFCMOVNG rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 4e /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(4e) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNG, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15603, 352, 2311},
    /*   1 : CFCMOVNG rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 4e /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(4e) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNG, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15763, 353, 2312},
    /*   2 : CFCMOVNG rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 4e /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(4e) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNG, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15923, 353, 2313},
    /*   3 : CFCMOVNG reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 4e /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(4e) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNG, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16083, 352, 2314},
    /*   4 : CFCMOVNG reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 4e /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(4e) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNG, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16243, 353, 2315},
    /*   5 : CFCMOVNG reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 4e /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(4e) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNG, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16403, 353, 2316},
    /*   6 : CFCMOVNG reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 4e /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(4e) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNG, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16563, 354, 2317},
    /*   7 : CFCMOVNG reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 4e /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(4e) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNG, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16723, 352, 2317},
    /*   8 : CFCMOVNG reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 4e /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(4e) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNG, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16883, 355, 2317},
    /*   9 : CFCMOVNG reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 4e /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(4e) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNG, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+17043, 356, 2318},
    /*  10 : CFCMOVNG reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 4e /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(4e) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNG, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17203, 353, 2318},
    /*  11 : CFCMOVNG reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 4e /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(4e) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNG, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17363, 357, 2318},
    /*  12 : CFCMOVNG reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 4e /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(4e) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNG, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17523, 356, 2319},
    /*  13 : CFCMOVNG reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 4e /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(4e) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNG, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17683, 353, 2319},
    /*  14 : CFCMOVNG reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 4e /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(4e) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNG, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17843, 357, 2319},
};

static const struct itemplate instrux_CFCMOVNGE[15] = {
    /*   0 : CFCMOVNGE rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 4c /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(4c) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNGE, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15593, 352, 2311},
    /*   1 : CFCMOVNGE rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 4c /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(4c) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNGE, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15753, 353, 2312},
    /*   2 : CFCMOVNGE rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 4c /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(4c) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNGE, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15913, 353, 2313},
    /*   3 : CFCMOVNGE reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 4c /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 08) 300 320 001(4c) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNGE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16073, 352, 2314},
    /*   4 : CFCMOVNGE reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 4c /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 08) 300 321 001(4c) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNGE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16233, 353, 2315},
    /*   5 : CFCMOVNGE reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 4c /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 08) 300 324 001(4c) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNGE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16393, 353, 2316},
    /*   6 : CFCMOVNGE reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 4c /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 1c) 300 320 001(4c) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNGE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16553, 354, 2317},
    /*   7 : CFCMOVNGE reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 4c /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(4c) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNGE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16713, 352, 2317},
    /*   8 : CFCMOVNGE reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 4c /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(4c) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNGE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16873, 355, 2317},
    /*   9 : CFCMOVNGE reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 4c /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 1c) 300 321 001(4c) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNGE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+17033, 356, 2318},
    /*  10 : CFCMOVNGE reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 4c /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(4c) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNGE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17193, 353, 2318},
    /*  11 : CFCMOVNGE reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 4c /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(4c) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNGE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17353, 357, 2318},
    /*  12 : CFCMOVNGE reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 4c /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 1c) 300 324 001(4c) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNGE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17513, 356, 2319},
    /*  13 : CFCMOVNGE reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 4c /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(4c) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNGE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17673, 353, 2319},
    /*  14 : CFCMOVNGE reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 4c /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(4c) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNGE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17833, 357, 2319},
};

static const struct itemplate instrux_CFCMOVNL[15] = {
    /*   0 : CFCMOVNL rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 4d /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(4d) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNL, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15583, 352, 2311},
    /*   1 : CFCMOVNL rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 4d /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(4d) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNL, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15743, 353, 2312},
    /*   2 : CFCMOVNL rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 4d /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(4d) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNL, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15903, 353, 2313},
    /*   3 : CFCMOVNL reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 4d /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(4d) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNL, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16063, 352, 2314},
    /*   4 : CFCMOVNL reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 4d /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(4d) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNL, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16223, 353, 2315},
    /*   5 : CFCMOVNL reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 4d /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(4d) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNL, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16383, 353, 2316},
    /*   6 : CFCMOVNL reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 4d /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(4d) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNL, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16543, 354, 2317},
    /*   7 : CFCMOVNL reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 4d /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(4d) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNL, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16703, 352, 2317},
    /*   8 : CFCMOVNL reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 4d /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(4d) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNL, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16863, 355, 2317},
    /*   9 : CFCMOVNL reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 4d /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(4d) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNL, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+17023, 356, 2318},
    /*  10 : CFCMOVNL reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 4d /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(4d) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNL, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17183, 353, 2318},
    /*  11 : CFCMOVNL reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 4d /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(4d) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNL, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17343, 357, 2318},
    /*  12 : CFCMOVNL reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 4d /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(4d) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNL, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17503, 356, 2319},
    /*  13 : CFCMOVNL reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 4d /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(4d) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNL, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17663, 353, 2319},
    /*  14 : CFCMOVNL reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 4d /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(4d) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNL, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17823, 357, 2319},
};

static const struct itemplate instrux_CFCMOVNLE[15] = {
    /*   0 : CFCMOVNLE rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 4f /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(4f) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNLE, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15573, 352, 2311},
    /*   1 : CFCMOVNLE rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 4f /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(4f) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNLE, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15733, 353, 2312},
    /*   2 : CFCMOVNLE rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 4f /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(4f) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNLE, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15893, 353, 2313},
    /*   3 : CFCMOVNLE reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 4f /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 08) 300 320 001(4f) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNLE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16053, 352, 2314},
    /*   4 : CFCMOVNLE reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 4f /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 08) 300 321 001(4f) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNLE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16213, 353, 2315},
    /*   5 : CFCMOVNLE reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 4f /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 08) 300 324 001(4f) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNLE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16373, 353, 2316},
    /*   6 : CFCMOVNLE reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 4f /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 1c) 300 320 001(4f) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNLE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16533, 354, 2317},
    /*   7 : CFCMOVNLE reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 4f /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(4f) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNLE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16693, 352, 2317},
    /*   8 : CFCMOVNLE reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 4f /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(4f) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNLE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16853, 355, 2317},
    /*   9 : CFCMOVNLE reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 4f /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 1c) 300 321 001(4f) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNLE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+17013, 356, 2318},
    /*  10 : CFCMOVNLE reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 4f /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(4f) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNLE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17173, 353, 2318},
    /*  11 : CFCMOVNLE reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 4f /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(4f) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNLE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17333, 357, 2318},
    /*  12 : CFCMOVNLE reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 4f /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 1c) 300 324 001(4f) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNLE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17493, 356, 2319},
    /*  13 : CFCMOVNLE reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 4f /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(4f) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNLE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17653, 353, 2319},
    /*  14 : CFCMOVNLE reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 4f /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(4f) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNLE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17813, 357, 2319},
};

static const struct itemplate instrux_CFCMOVNO[15] = {
    /*   0 : CFCMOVNO rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 41 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(41) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNO, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15623, 352, 2311},
    /*   1 : CFCMOVNO rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 41 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(41) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNO, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15783, 353, 2312},
    /*   2 : CFCMOVNO rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 41 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(41) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNO, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15943, 353, 2313},
    /*   3 : CFCMOVNO reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 41 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(41) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNO, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16103, 352, 2314},
    /*   4 : CFCMOVNO reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 41 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(41) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNO, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16263, 353, 2315},
    /*   5 : CFCMOVNO reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 41 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(41) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNO, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16423, 353, 2316},
    /*   6 : CFCMOVNO reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 41 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(41) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNO, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16583, 354, 2317},
    /*   7 : CFCMOVNO reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 41 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(41) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNO, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16743, 352, 2317},
    /*   8 : CFCMOVNO reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 41 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(41) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNO, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16903, 355, 2317},
    /*   9 : CFCMOVNO reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 41 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(41) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNO, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+17063, 356, 2318},
    /*  10 : CFCMOVNO reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 41 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(41) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNO, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17223, 353, 2318},
    /*  11 : CFCMOVNO reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 41 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(41) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNO, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17383, 357, 2318},
    /*  12 : CFCMOVNO reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 41 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(41) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNO, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17543, 356, 2319},
    /*  13 : CFCMOVNO reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 41 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(41) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNO, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17703, 353, 2319},
    /*  14 : CFCMOVNO reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 41 /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(41) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNO, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17863, 357, 2319},
};

static const struct itemplate instrux_CFCMOVNP[15] = {
    /*   0 : CFCMOVNP rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 4b /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(4b) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNP, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15633, 352, 2311},
    /*   1 : CFCMOVNP rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 4b /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(4b) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNP, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15793, 353, 2312},
    /*   2 : CFCMOVNP rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 4b /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(4b) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNP, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15953, 353, 2313},
    /*   3 : CFCMOVNP reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 4b /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 08) 300 320 001(4b) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNP, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16113, 352, 2314},
    /*   4 : CFCMOVNP reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 4b /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 08) 300 321 001(4b) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNP, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16273, 353, 2315},
    /*   5 : CFCMOVNP reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 4b /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 08) 300 324 001(4b) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNP, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16433, 353, 2316},
    /*   6 : CFCMOVNP reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 4b /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 1c) 300 320 001(4b) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNP, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16593, 354, 2317},
    /*   7 : CFCMOVNP reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 4b /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(4b) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNP, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16753, 352, 2317},
    /*   8 : CFCMOVNP reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 4b /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(4b) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNP, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16913, 355, 2317},
    /*   9 : CFCMOVNP reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 4b /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 1c) 300 321 001(4b) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNP, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+17073, 356, 2318},
    /*  10 : CFCMOVNP reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 4b /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(4b) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNP, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17233, 353, 2318},
    /*  11 : CFCMOVNP reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 4b /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(4b) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNP, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17393, 357, 2318},
    /*  12 : CFCMOVNP reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 4b /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 1c) 300 324 001(4b) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNP, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17553, 356, 2319},
    /*  13 : CFCMOVNP reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 4b /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(4b) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNP, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17713, 353, 2319},
    /*  14 : CFCMOVNP reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 4b /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(4b) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNP, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17873, 357, 2319},
};

static const struct itemplate instrux_CFCMOVNS[15] = {
    /*   0 : CFCMOVNS rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 49 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(49) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNS, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15643, 352, 2311},
    /*   1 : CFCMOVNS rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 49 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(49) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNS, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15803, 353, 2312},
    /*   2 : CFCMOVNS rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 49 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(49) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNS, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15963, 353, 2313},
    /*   3 : CFCMOVNS reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 49 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(49) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNS, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16123, 352, 2314},
    /*   4 : CFCMOVNS reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 49 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(49) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNS, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16283, 353, 2315},
    /*   5 : CFCMOVNS reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 49 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(49) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNS, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16443, 353, 2316},
    /*   6 : CFCMOVNS reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 49 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(49) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNS, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16603, 354, 2317},
    /*   7 : CFCMOVNS reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 49 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(49) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNS, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16763, 352, 2317},
    /*   8 : CFCMOVNS reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 49 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(49) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNS, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16923, 355, 2317},
    /*   9 : CFCMOVNS reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 49 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(49) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNS, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+17083, 356, 2318},
    /*  10 : CFCMOVNS reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 49 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(49) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNS, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17243, 353, 2318},
    /*  11 : CFCMOVNS reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 49 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(49) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNS, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17403, 357, 2318},
    /*  12 : CFCMOVNS reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 49 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(49) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNS, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17563, 356, 2319},
    /*  13 : CFCMOVNS reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 49 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(49) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNS, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17723, 353, 2319},
    /*  14 : CFCMOVNS reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 49 /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(49) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNS, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17883, 357, 2319},
};

static const struct itemplate instrux_CFCMOVNZ[15] = {
    /*   0 : CFCMOVNZ rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 45 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(45) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNZ, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15613, 352, 2311},
    /*   1 : CFCMOVNZ rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 45 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(45) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNZ, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15773, 353, 2312},
    /*   2 : CFCMOVNZ rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 45 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(45) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNZ, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15933, 353, 2313},
    /*   3 : CFCMOVNZ reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 45 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(45) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNZ, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16093, 352, 2314},
    /*   4 : CFCMOVNZ reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 45 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(45) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNZ, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16253, 353, 2315},
    /*   5 : CFCMOVNZ reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 45 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(45) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNZ, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16413, 353, 2316},
    /*   6 : CFCMOVNZ reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 45 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(45) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNZ, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16573, 354, 2317},
    /*   7 : CFCMOVNZ reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 45 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(45) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNZ, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16733, 352, 2317},
    /*   8 : CFCMOVNZ reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 45 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(45) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNZ, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16893, 355, 2317},
    /*   9 : CFCMOVNZ reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 45 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(45) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNZ, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+17053, 356, 2318},
    /*  10 : CFCMOVNZ reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 45 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(45) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNZ, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17213, 353, 2318},
    /*  11 : CFCMOVNZ reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 45 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(45) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNZ, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17373, 357, 2318},
    /*  12 : CFCMOVNZ reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 45 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(45) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNZ, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17533, 356, 2319},
    /*  13 : CFCMOVNZ reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 45 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(45) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNZ, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17693, 353, 2319},
    /*  14 : CFCMOVNZ reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 45 /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(45) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVNZ, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17853, 357, 2319},
};

static const struct itemplate instrux_CFCMOVO[15] = {
    /*   0 : CFCMOVO rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 40 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(40) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVO, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15653, 352, 2311},
    /*   1 : CFCMOVO rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 40 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(40) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVO, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15813, 353, 2312},
    /*   2 : CFCMOVO rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 40 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(40) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVO, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15973, 353, 2313},
    /*   3 : CFCMOVO reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 40 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(40) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVO, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16133, 352, 2314},
    /*   4 : CFCMOVO reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 40 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(40) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVO, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16293, 353, 2315},
    /*   5 : CFCMOVO reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 40 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(40) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVO, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16453, 353, 2316},
    /*   6 : CFCMOVO reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 40 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(40) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVO, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16613, 354, 2317},
    /*   7 : CFCMOVO reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 40 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(40) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVO, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16773, 352, 2317},
    /*   8 : CFCMOVO reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 40 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(40) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVO, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16933, 355, 2317},
    /*   9 : CFCMOVO reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 40 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(40) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVO, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+17093, 356, 2318},
    /*  10 : CFCMOVO reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 40 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(40) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVO, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17253, 353, 2318},
    /*  11 : CFCMOVO reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 40 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(40) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVO, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17413, 357, 2318},
    /*  12 : CFCMOVO reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 40 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(40) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVO, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17573, 356, 2319},
    /*  13 : CFCMOVO reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 40 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(40) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVO, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17733, 353, 2319},
    /*  14 : CFCMOVO reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 40 /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(40) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVO, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17893, 357, 2319},
};

static const struct itemplate instrux_CFCMOVP[15] = {
    /*   0 : CFCMOVP rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 4a /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(4a) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVP, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15663, 352, 2311},
    /*   1 : CFCMOVP rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 4a /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(4a) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVP, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15823, 353, 2312},
    /*   2 : CFCMOVP rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 4a /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(4a) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVP, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15983, 353, 2313},
    /*   3 : CFCMOVP reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 4a /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 08) 300 320 001(4a) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVP, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16143, 352, 2314},
    /*   4 : CFCMOVP reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 4a /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 08) 300 321 001(4a) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVP, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16303, 353, 2315},
    /*   5 : CFCMOVP reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 4a /r    ] SM0-1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 08) 300 324 001(4a) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVP, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16463, 353, 2316},
    /*   6 : CFCMOVP reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 4a /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7d 1c) 300 320 001(4a) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVP, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16623, 354, 2317},
    /*   7 : CFCMOVP reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 4a /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7d 0c) 300 320 001(4a) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVP, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16783, 352, 2317},
    /*   8 : CFCMOVP reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 4a /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(4a) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVP, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16943, 355, 2317},
    /*   9 : CFCMOVP reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 4a /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 7c 1c) 300 321 001(4a) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVP, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+17103, 356, 2318},
    /*  10 : CFCMOVP reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 4a /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7c 0c) 300 321 001(4a) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVP, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17263, 353, 2318},
    /*  11 : CFCMOVP reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 4a /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(4a) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVP, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17423, 357, 2318},
    /*  12 : CFCMOVP reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 4a /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64,ND */
        /* 240(f4 fc 1c) 300 324 001(4a) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVP, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17583, 356, 2319},
    /*  13 : CFCMOVP reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 4a /r    ] SM0,SM1,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 fc 0c) 300 324 001(4a) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVP, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17743, 353, 2319},
    /*  14 : CFCMOVP reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 4a /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(4a) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVP, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17903, 357, 2319},
};

static const struct itemplate instrux_CFCMOVPE[15] = {
    /*   0 : CFCMOVPE rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 4a /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(4a) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPE, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15663, 352, 2311},
    /*   1 : CFCMOVPE rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 4a /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(4a) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPE, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15823, 353, 2312},
    /*   2 : CFCMOVPE rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 4a /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(4a) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPE, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15983, 353, 2313},
    /*   3 : CFCMOVPE reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 4a /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(4a) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16143, 352, 2314},
    /*   4 : CFCMOVPE reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 4a /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(4a) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16303, 353, 2315},
    /*   5 : CFCMOVPE reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 4a /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(4a) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16463, 353, 2316},
    /*   6 : CFCMOVPE reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 4a /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(4a) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPE, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16623, 354, 2317},
    /*   7 : CFCMOVPE reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 4a /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(4a) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16783, 352, 2317},
    /*   8 : CFCMOVPE reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 4a /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(4a) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPE, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16943, 355, 2317},
    /*   9 : CFCMOVPE reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 4a /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(4a) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPE, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+17103, 356, 2318},
    /*  10 : CFCMOVPE reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 4a /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(4a) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17263, 353, 2318},
    /*  11 : CFCMOVPE reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 4a /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(4a) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPE, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17423, 357, 2318},
    /*  12 : CFCMOVPE reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 4a /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(4a) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPE, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17583, 356, 2319},
    /*  13 : CFCMOVPE reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 4a /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(4a) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17743, 353, 2319},
    /*  14 : CFCMOVPE reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 4a /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(4a) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17903, 357, 2319},
};

static const struct itemplate instrux_CFCMOVPO[15] = {
    /*   0 : CFCMOVPO rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 4b /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(4b) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPO, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15633, 352, 2311},
    /*   1 : CFCMOVPO rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 4b /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(4b) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPO, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15793, 353, 2312},
    /*   2 : CFCMOVPO rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 4b /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(4b) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPO, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15953, 353, 2313},
    /*   3 : CFCMOVPO reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 4b /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(4b) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPO, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16113, 352, 2314},
    /*   4 : CFCMOVPO reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 4b /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(4b) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPO, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16273, 353, 2315},
    /*   5 : CFCMOVPO reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 4b /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(4b) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPO, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16433, 353, 2316},
    /*   6 : CFCMOVPO reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 4b /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(4b) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPO, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16593, 354, 2317},
    /*   7 : CFCMOVPO reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 4b /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(4b) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPO, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16753, 352, 2317},
    /*   8 : CFCMOVPO reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 4b /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(4b) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPO, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16913, 355, 2317},
    /*   9 : CFCMOVPO reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 4b /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(4b) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPO, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+17073, 356, 2318},
    /*  10 : CFCMOVPO reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 4b /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(4b) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPO, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17233, 353, 2318},
    /*  11 : CFCMOVPO reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 4b /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(4b) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPO, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17393, 357, 2318},
    /*  12 : CFCMOVPO reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 4b /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(4b) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPO, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17553, 356, 2319},
    /*  13 : CFCMOVPO reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 4b /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(4b) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPO, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17713, 353, 2319},
    /*  14 : CFCMOVPO reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 4b /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(4b) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVPO, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17873, 357, 2319},
};

static const struct itemplate instrux_CFCMOVS[15] = {
    /*   0 : CFCMOVS rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 48 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(48) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVS, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15673, 352, 2311},
    /*   1 : CFCMOVS rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 48 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(48) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVS, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15833, 353, 2312},
    /*   2 : CFCMOVS rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 48 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(48) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVS, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15993, 353, 2313},
    /*   3 : CFCMOVS reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 48 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(48) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVS, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16153, 352, 2314},
    /*   4 : CFCMOVS reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 48 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(48) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVS, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16313, 353, 2315},
    /*   5 : CFCMOVS reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 48 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(48) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVS, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16473, 353, 2316},
    /*   6 : CFCMOVS reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 48 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(48) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVS, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16633, 354, 2317},
    /*   7 : CFCMOVS reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 48 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(48) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVS, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16793, 352, 2317},
    /*   8 : CFCMOVS reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 48 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(48) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVS, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16953, 355, 2317},
    /*   9 : CFCMOVS reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 48 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(48) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVS, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+17113, 356, 2318},
    /*  10 : CFCMOVS reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 48 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(48) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVS, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17273, 353, 2318},
    /*  11 : CFCMOVS reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 48 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(48) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVS, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17433, 357, 2318},
    /*  12 : CFCMOVS reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 48 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(48) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVS, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17593, 356, 2319},
    /*  13 : CFCMOVS reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 48 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(48) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVS, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17753, 353, 2319},
    /*  14 : CFCMOVS reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 48 /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(48) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVS, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17913, 357, 2319},
};

static const struct itemplate instrux_CFCMOVZ[15] = {
    /*   0 : CFCMOVZ rm16,reg16 [mr:       evex.nf1.nd0.l0.m4.o16 44 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(44) 101 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVZ, 2, {RM_GPR|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+15563, 352, 2311},
    /*   1 : CFCMOVZ rm32,reg32 [mr:       evex.nf1.nd0.l0.m4.o32 44 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(44) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVZ, 2, {RM_GPR|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+15723, 353, 2312},
    /*   2 : CFCMOVZ rm64,reg64 [mr:       evex.nf1.nd0.l0.m4.o64 44 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(44) 101 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVZ, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+15883, 353, 2313},
    /*   3 : CFCMOVZ reg16,rm16 [rm:       evex.nf0.nd0.l0.m4.o16 44 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(44) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVZ, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16043, 352, 2314},
    /*   4 : CFCMOVZ reg32,rm32 [rm:       evex.nf0.nd0.l0.m4.o32 44 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(44) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVZ, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+16203, 353, 2315},
    /*   5 : CFCMOVZ reg64,rm64 [rm:       evex.nf0.nd0.l0.m4.o64 44 /r    ] SM0-1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(44) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVZ, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+16363, 353, 2316},
    /*   6 : CFCMOVZ reg16?,reg16,rm16 [vrm:      evex.nf1.nd1.l0.m4.o16 44 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(44) 121 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVZ, 3, {REG_GPR|BITS16,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+16523, 354, 2317},
    /*   7 : CFCMOVZ reg16,rm16 [rm:      evex.nf1.nd0.l0.m4.o16 44 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7d 0c) 300 320 001(44) 110 : SM0,SM1,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVZ, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16683, 352, 2317},
    /*   8 : CFCMOVZ reg16?,rm16 [v+rm:      evex.nf1.nd1.l0.m4.o16 44 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7d 1c) 300 320 001(44) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVZ, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+16843, 355, 2317},
    /*   9 : CFCMOVZ reg32?,reg32,rm32 [vrm:      evex.nf1.nd1.l0.m4.o32 44 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(44) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVZ, 3, {REG_GPR|BITS32,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+17003, 356, 2318},
    /*  10 : CFCMOVZ reg32,rm32 [rm:      evex.nf1.nd0.l0.m4.o32 44 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 7c 0c) 300 321 001(44) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVZ, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17163, 353, 2318},
    /*  11 : CFCMOVZ reg32?,rm32 [v+rm:      evex.nf1.nd1.l0.m4.o32 44 /r    ] ND,SM0,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 7c 1c) 300 321 001(44) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVZ, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17323, 357, 2318},
    /*  12 : CFCMOVZ reg64?,reg64,rm64 [vrm:      evex.nf1.nd1.l0.m4.o64 44 /r    ] SM0,SM1,SM2,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(44) 121 : SM0,SM1,SM2,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVZ, 3, {REG_GPR|BITS64,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+17483, 356, 2319},
    /*  13 : CFCMOVZ reg64,rm64 [rm:      evex.nf1.nd0.l0.m4.o64 44 /r    ] SM0,SM1,LONG,PROT,APX,X86_64 */
        /* 250(f4 fc 0c) 300 324 001(44) 110 : SM0,SM1,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVZ, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17643, 353, 2319},
    /*  14 : CFCMOVZ reg64?,rm64 [v+rm:      evex.nf1.nd1.l0.m4.o64 44 /r    ] SM0,ND,SM1,ZU,LONG,PROT,APX,X86_64 */
        /* 240(f4 fc 1c) 300 324 001(44) 110 : SM0,SM1,ZU,WW,LONG,EVEX,PROT,APX,X86_64 */
        {I_CFCMOVZ, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17803, 357, 2319},
};

static const struct itemplate instrux_SETA[4] = {
    /*   0 : SETA rm8 [m:        0f 97 /0                        ] AR0,SB,386 */
        /* 355 001(97) 200 : AR0,SB,386 */
        {I_SETA, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72374, 358, 2321},
    /*   1 : SETA reg64 [m:        evex.nd1.l0.f2.m4.wig 47 /0     ] ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(47) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETA, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25141, 359, 2322},
    /*   2 : SETA reg32 [m:        evex.nd1.l0.f2.m4.wig 47 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(47) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETA, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25141, 359, 2323},
    /*   3 : SETA rm8 [m:        evex.zu.l0.f2.m4.wig 47 /0      ] LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 08) 300 001(47) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETA, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25285, 360, 2326},
};

static const struct itemplate instrux_SETAE[4] = {
    /*   0 : SETAE rm8 [m:        0f 93 /0                        ] AR0,SB,386,ND */
        /* 355 001(93) 200 : AR0,SB,386 */
        {I_SETAE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72379, 358, 2321},
    /*   1 : SETAE reg64 [m:        evex.nd1.l0.f2.m4.wig 43 /0     ] ZU,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 18) 300 001(43) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETAE, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25150, 359, 2322},
    /*   2 : SETAE reg32 [m:        evex.nd1.l0.f2.m4.wig 43 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(43) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETAE, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25150, 359, 2323},
    /*   3 : SETAE rm8 [m:        evex.zu.l0.f2.m4.wig 43 /0      ] LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 08) 300 001(43) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETAE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25294, 360, 2326},
};

static const struct itemplate instrux_SETB[4] = {
    /*   0 : SETB rm8 [m:        0f 92 /0                        ] AR0,SB,386,ND */
        /* 355 001(92) 200 : AR0,SB,386 */
        {I_SETB, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72384, 358, 2321},
    /*   1 : SETB reg64 [m:        evex.nd1.l0.f2.m4.wig 42 /0     ] ZU,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 18) 300 001(42) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETB, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25159, 359, 2322},
    /*   2 : SETB reg32 [m:        evex.nd1.l0.f2.m4.wig 42 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(42) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETB, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25159, 359, 2323},
    /*   3 : SETB rm8 [m:        evex.zu.l0.f2.m4.wig 42 /0      ] LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 08) 300 001(42) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETB, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25303, 360, 2326},
};

static const struct itemplate instrux_SETBE[4] = {
    /*   0 : SETBE rm8 [m:        0f 96 /0                        ] AR0,SB,386,ND */
        /* 355 001(96) 200 : AR0,SB,386 */
        {I_SETBE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72389, 358, 2321},
    /*   1 : SETBE reg64 [m:        evex.nd1.l0.f2.m4.wig 46 /0     ] ZU,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 18) 300 001(46) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETBE, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25168, 359, 2322},
    /*   2 : SETBE reg32 [m:        evex.nd1.l0.f2.m4.wig 46 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(46) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETBE, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25168, 359, 2323},
    /*   3 : SETBE rm8 [m:        evex.zu.l0.f2.m4.wig 46 /0      ] LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 08) 300 001(46) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETBE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25312, 360, 2326},
};

static const struct itemplate instrux_SETC[4] = {
    /*   0 : SETC rm8 [m:        0f 92 /0                        ] AR0,SB,386 */
        /* 355 001(92) 200 : AR0,SB,386 */
        {I_SETC, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72384, 358, 2321},
    /*   1 : SETC reg64 [m:        evex.nd1.l0.f2.m4.wig 42 /0     ] ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(42) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETC, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25159, 359, 2322},
    /*   2 : SETC reg32 [m:        evex.nd1.l0.f2.m4.wig 42 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(42) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETC, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25159, 359, 2323},
    /*   3 : SETC rm8 [m:        evex.zu.l0.f2.m4.wig 42 /0      ] LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 08) 300 001(42) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETC, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25303, 360, 2326},
};

static const struct itemplate instrux_SETE[4] = {
    /*   0 : SETE rm8 [m:        0f 94 /0                        ] AR0,SB,386,ND */
        /* 355 001(94) 200 : AR0,SB,386 */
        {I_SETE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72394, 358, 2321},
    /*   1 : SETE reg64 [m:        evex.nd1.l0.f2.m4.wig 44 /0     ] ZU,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 18) 300 001(44) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETE, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25177, 359, 2322},
    /*   2 : SETE reg32 [m:        evex.nd1.l0.f2.m4.wig 44 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(44) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETE, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25177, 359, 2323},
    /*   3 : SETE rm8 [m:        evex.zu.l0.f2.m4.wig 44 /0      ] LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 08) 300 001(44) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25321, 360, 2326},
};

static const struct itemplate instrux_SETG[4] = {
    /*   0 : SETG rm8 [m:        0f 9f /0                        ] AR0,SB,386 */
        /* 355 001(9f) 200 : AR0,SB,386 */
        {I_SETG, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72399, 358, 2321},
    /*   1 : SETG reg64 [m:        evex.nd1.l0.f2.m4.wig 4f /0     ] ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4f) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETG, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25186, 359, 2322},
    /*   2 : SETG reg32 [m:        evex.nd1.l0.f2.m4.wig 4f /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4f) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETG, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25186, 359, 2323},
    /*   3 : SETG rm8 [m:        evex.zu.l0.f2.m4.wig 4f /0      ] LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 08) 300 001(4f) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETG, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25330, 360, 2326},
};

static const struct itemplate instrux_SETGE[4] = {
    /*   0 : SETGE rm8 [m:        0f 9d /0                        ] AR0,SB,386,ND */
        /* 355 001(9d) 200 : AR0,SB,386 */
        {I_SETGE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72404, 358, 2321},
    /*   1 : SETGE reg64 [m:        evex.nd1.l0.f2.m4.wig 4d /0     ] ZU,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 18) 300 001(4d) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETGE, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25195, 359, 2322},
    /*   2 : SETGE reg32 [m:        evex.nd1.l0.f2.m4.wig 4d /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4d) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETGE, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25195, 359, 2323},
    /*   3 : SETGE rm8 [m:        evex.zu.l0.f2.m4.wig 4d /0      ] LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 08) 300 001(4d) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETGE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25339, 360, 2326},
};

static const struct itemplate instrux_SETL[4] = {
    /*   0 : SETL rm8 [m:        0f 9c /0                        ] AR0,SB,386 */
        /* 355 001(9c) 200 : AR0,SB,386 */
        {I_SETL, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72409, 358, 2321},
    /*   1 : SETL reg64 [m:        evex.nd1.l0.f2.m4.wig 4c /0     ] ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4c) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETL, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25204, 359, 2322},
    /*   2 : SETL reg32 [m:        evex.nd1.l0.f2.m4.wig 4c /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4c) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETL, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25204, 359, 2323},
    /*   3 : SETL rm8 [m:        evex.zu.l0.f2.m4.wig 4c /0      ] LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 08) 300 001(4c) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETL, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25348, 360, 2326},
};

static const struct itemplate instrux_SETLE[4] = {
    /*   0 : SETLE rm8 [m:        0f 9e /0                        ] AR0,SB,386,ND */
        /* 355 001(9e) 200 : AR0,SB,386 */
        {I_SETLE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72414, 358, 2321},
    /*   1 : SETLE reg64 [m:        evex.nd1.l0.f2.m4.wig 4e /0     ] ZU,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 18) 300 001(4e) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETLE, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25213, 359, 2322},
    /*   2 : SETLE reg32 [m:        evex.nd1.l0.f2.m4.wig 4e /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4e) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETLE, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25213, 359, 2323},
    /*   3 : SETLE rm8 [m:        evex.zu.l0.f2.m4.wig 4e /0      ] LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 08) 300 001(4e) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETLE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25357, 360, 2326},
};

static const struct itemplate instrux_SETNA[4] = {
    /*   0 : SETNA rm8 [m:        0f 96 /0                        ] AR0,SB,386 */
        /* 355 001(96) 200 : AR0,SB,386 */
        {I_SETNA, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72389, 358, 2321},
    /*   1 : SETNA reg64 [m:        evex.nd1.l0.f2.m4.wig 46 /0     ] ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(46) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNA, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25168, 359, 2322},
    /*   2 : SETNA reg32 [m:        evex.nd1.l0.f2.m4.wig 46 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(46) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNA, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25168, 359, 2323},
    /*   3 : SETNA rm8 [m:        evex.zu.l0.f2.m4.wig 46 /0      ] LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 08) 300 001(46) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNA, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25312, 360, 2326},
};

static const struct itemplate instrux_SETNAE[4] = {
    /*   0 : SETNAE rm8 [m:        0f 92 /0                        ] AR0,SB,386,ND */
        /* 355 001(92) 200 : AR0,SB,386 */
        {I_SETNAE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72384, 358, 2321},
    /*   1 : SETNAE reg64 [m:        evex.nd1.l0.f2.m4.wig 42 /0     ] ZU,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 18) 300 001(42) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNAE, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25159, 359, 2322},
    /*   2 : SETNAE reg32 [m:        evex.nd1.l0.f2.m4.wig 42 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(42) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNAE, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25159, 359, 2323},
    /*   3 : SETNAE rm8 [m:        evex.zu.l0.f2.m4.wig 42 /0      ] LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 08) 300 001(42) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNAE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25303, 360, 2326},
};

static const struct itemplate instrux_SETNB[4] = {
    /*   0 : SETNB rm8 [m:        0f 93 /0                        ] AR0,SB,386,ND */
        /* 355 001(93) 200 : AR0,SB,386 */
        {I_SETNB, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72379, 358, 2321},
    /*   1 : SETNB reg64 [m:        evex.nd1.l0.f2.m4.wig 43 /0     ] ZU,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 18) 300 001(43) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNB, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25150, 359, 2322},
    /*   2 : SETNB reg32 [m:        evex.nd1.l0.f2.m4.wig 43 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(43) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNB, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25150, 359, 2323},
    /*   3 : SETNB rm8 [m:        evex.zu.l0.f2.m4.wig 43 /0      ] LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 08) 300 001(43) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNB, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25294, 360, 2326},
};

static const struct itemplate instrux_SETNBE[4] = {
    /*   0 : SETNBE rm8 [m:        0f 97 /0                        ] AR0,SB,386,ND */
        /* 355 001(97) 200 : AR0,SB,386 */
        {I_SETNBE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72374, 358, 2321},
    /*   1 : SETNBE reg64 [m:        evex.nd1.l0.f2.m4.wig 47 /0     ] ZU,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 18) 300 001(47) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNBE, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25141, 359, 2322},
    /*   2 : SETNBE reg32 [m:        evex.nd1.l0.f2.m4.wig 47 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(47) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNBE, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25141, 359, 2323},
    /*   3 : SETNBE rm8 [m:        evex.zu.l0.f2.m4.wig 47 /0      ] LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 08) 300 001(47) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNBE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25285, 360, 2326},
};

static const struct itemplate instrux_SETNC[4] = {
    /*   0 : SETNC rm8 [m:        0f 93 /0                        ] AR0,SB,386 */
        /* 355 001(93) 200 : AR0,SB,386 */
        {I_SETNC, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72379, 358, 2321},
    /*   1 : SETNC reg64 [m:        evex.nd1.l0.f2.m4.wig 43 /0     ] ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(43) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNC, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25150, 359, 2322},
    /*   2 : SETNC reg32 [m:        evex.nd1.l0.f2.m4.wig 43 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(43) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNC, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25150, 359, 2323},
    /*   3 : SETNC rm8 [m:        evex.zu.l0.f2.m4.wig 43 /0      ] LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 08) 300 001(43) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNC, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25294, 360, 2326},
};

static const struct itemplate instrux_SETNE[4] = {
    /*   0 : SETNE rm8 [m:        0f 95 /0                        ] AR0,SB,386,ND */
        /* 355 001(95) 200 : AR0,SB,386 */
        {I_SETNE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72419, 358, 2321},
    /*   1 : SETNE reg64 [m:        evex.nd1.l0.f2.m4.wig 45 /0     ] ZU,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 18) 300 001(45) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNE, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25222, 359, 2322},
    /*   2 : SETNE reg32 [m:        evex.nd1.l0.f2.m4.wig 45 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(45) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNE, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25222, 359, 2323},
    /*   3 : SETNE rm8 [m:        evex.zu.l0.f2.m4.wig 45 /0      ] LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 08) 300 001(45) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25366, 360, 2326},
};

static const struct itemplate instrux_SETNG[4] = {
    /*   0 : SETNG rm8 [m:        0f 9e /0                        ] AR0,SB,386 */
        /* 355 001(9e) 200 : AR0,SB,386 */
        {I_SETNG, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72414, 358, 2321},
    /*   1 : SETNG reg64 [m:        evex.nd1.l0.f2.m4.wig 4e /0     ] ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4e) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNG, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25213, 359, 2322},
    /*   2 : SETNG reg32 [m:        evex.nd1.l0.f2.m4.wig 4e /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4e) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNG, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25213, 359, 2323},
    /*   3 : SETNG rm8 [m:        evex.zu.l0.f2.m4.wig 4e /0      ] LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 08) 300 001(4e) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNG, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25357, 360, 2326},
};

static const struct itemplate instrux_SETNGE[4] = {
    /*   0 : SETNGE rm8 [m:        0f 9c /0                        ] AR0,SB,386,ND */
        /* 355 001(9c) 200 : AR0,SB,386 */
        {I_SETNGE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72409, 358, 2321},
    /*   1 : SETNGE reg64 [m:        evex.nd1.l0.f2.m4.wig 4c /0     ] ZU,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 18) 300 001(4c) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNGE, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25204, 359, 2322},
    /*   2 : SETNGE reg32 [m:        evex.nd1.l0.f2.m4.wig 4c /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4c) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNGE, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25204, 359, 2323},
    /*   3 : SETNGE rm8 [m:        evex.zu.l0.f2.m4.wig 4c /0      ] LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 08) 300 001(4c) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNGE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25348, 360, 2326},
};

static const struct itemplate instrux_SETNL[4] = {
    /*   0 : SETNL rm8 [m:        0f 9d /0                        ] AR0,SB,386 */
        /* 355 001(9d) 200 : AR0,SB,386 */
        {I_SETNL, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72404, 358, 2321},
    /*   1 : SETNL reg64 [m:        evex.nd1.l0.f2.m4.wig 4d /0     ] ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4d) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNL, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25195, 359, 2322},
    /*   2 : SETNL reg32 [m:        evex.nd1.l0.f2.m4.wig 4d /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4d) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNL, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25195, 359, 2323},
    /*   3 : SETNL rm8 [m:        evex.zu.l0.f2.m4.wig 4d /0      ] LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 08) 300 001(4d) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNL, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25339, 360, 2326},
};

static const struct itemplate instrux_SETNLE[4] = {
    /*   0 : SETNLE rm8 [m:        0f 9f /0                        ] AR0,SB,386,ND */
        /* 355 001(9f) 200 : AR0,SB,386 */
        {I_SETNLE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72399, 358, 2321},
    /*   1 : SETNLE reg64 [m:        evex.nd1.l0.f2.m4.wig 4f /0     ] ZU,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 18) 300 001(4f) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNLE, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25186, 359, 2322},
    /*   2 : SETNLE reg32 [m:        evex.nd1.l0.f2.m4.wig 4f /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4f) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNLE, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25186, 359, 2323},
    /*   3 : SETNLE rm8 [m:        evex.zu.l0.f2.m4.wig 4f /0      ] LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 08) 300 001(4f) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNLE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25330, 360, 2326},
};

static const struct itemplate instrux_SETNO[4] = {
    /*   0 : SETNO rm8 [m:        0f 91 /0                        ] AR0,SB,386 */
        /* 355 001(91) 200 : AR0,SB,386 */
        {I_SETNO, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72424, 358, 2321},
    /*   1 : SETNO reg64 [m:        evex.nd1.l0.f2.m4.wig 41 /0     ] ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(41) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNO, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25231, 359, 2322},
    /*   2 : SETNO reg32 [m:        evex.nd1.l0.f2.m4.wig 41 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(41) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNO, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25231, 359, 2323},
    /*   3 : SETNO rm8 [m:        evex.zu.l0.f2.m4.wig 41 /0      ] LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 08) 300 001(41) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNO, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25375, 360, 2326},
};

static const struct itemplate instrux_SETNP[4] = {
    /*   0 : SETNP rm8 [m:        0f 9b /0                        ] AR0,SB,386,ND */
        /* 355 001(9b) 200 : AR0,SB,386 */
        {I_SETNP, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72429, 358, 2321},
    /*   1 : SETNP reg64 [m:        evex.nd1.l0.f2.m4.wig 4b /0     ] ZU,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 18) 300 001(4b) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNP, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25240, 359, 2322},
    /*   2 : SETNP reg32 [m:        evex.nd1.l0.f2.m4.wig 4b /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4b) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNP, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25240, 359, 2323},
    /*   3 : SETNP rm8 [m:        evex.zu.l0.f2.m4.wig 4b /0      ] LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 08) 300 001(4b) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNP, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25384, 360, 2326},
};

static const struct itemplate instrux_SETNS[4] = {
    /*   0 : SETNS rm8 [m:        0f 99 /0                        ] AR0,SB,386 */
        /* 355 001(99) 200 : AR0,SB,386 */
        {I_SETNS, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72434, 358, 2321},
    /*   1 : SETNS reg64 [m:        evex.nd1.l0.f2.m4.wig 49 /0     ] ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(49) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNS, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25249, 359, 2322},
    /*   2 : SETNS reg32 [m:        evex.nd1.l0.f2.m4.wig 49 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(49) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNS, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25249, 359, 2323},
    /*   3 : SETNS rm8 [m:        evex.zu.l0.f2.m4.wig 49 /0      ] LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 08) 300 001(49) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNS, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25393, 360, 2326},
};

static const struct itemplate instrux_SETNZ[4] = {
    /*   0 : SETNZ rm8 [m:        0f 95 /0                        ] AR0,SB,386 */
        /* 355 001(95) 200 : AR0,SB,386 */
        {I_SETNZ, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72419, 358, 2321},
    /*   1 : SETNZ reg64 [m:        evex.nd1.l0.f2.m4.wig 45 /0     ] ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(45) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNZ, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25222, 359, 2322},
    /*   2 : SETNZ reg32 [m:        evex.nd1.l0.f2.m4.wig 45 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(45) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNZ, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25222, 359, 2323},
    /*   3 : SETNZ rm8 [m:        evex.zu.l0.f2.m4.wig 45 /0      ] LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 08) 300 001(45) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNZ, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25366, 360, 2326},
};

static const struct itemplate instrux_SETO[4] = {
    /*   0 : SETO rm8 [m:        0f 90 /0                        ] AR0,SB,386 */
        /* 355 001(90) 200 : AR0,SB,386 */
        {I_SETO, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72439, 358, 2321},
    /*   1 : SETO reg64 [m:        evex.nd1.l0.f2.m4.wig 40 /0     ] ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(40) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETO, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25258, 359, 2322},
    /*   2 : SETO reg32 [m:        evex.nd1.l0.f2.m4.wig 40 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(40) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETO, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25258, 359, 2323},
    /*   3 : SETO rm8 [m:        evex.zu.l0.f2.m4.wig 40 /0      ] LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 08) 300 001(40) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETO, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25402, 360, 2326},
};

static const struct itemplate instrux_SETP[4] = {
    /*   0 : SETP rm8 [m:        0f 9a /0                        ] AR0,SB,386,ND */
        /* 355 001(9a) 200 : AR0,SB,386 */
        {I_SETP, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72444, 358, 2321},
    /*   1 : SETP reg64 [m:        evex.nd1.l0.f2.m4.wig 4a /0     ] ZU,LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 18) 300 001(4a) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETP, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25267, 359, 2322},
    /*   2 : SETP reg32 [m:        evex.nd1.l0.f2.m4.wig 4a /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4a) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETP, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25267, 359, 2323},
    /*   3 : SETP rm8 [m:        evex.zu.l0.f2.m4.wig 4a /0      ] LONG,PROT,APX,X86_64,ND */
        /* 250(f4 7f 08) 300 001(4a) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETP, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25411, 360, 2326},
};

static const struct itemplate instrux_SETPE[4] = {
    /*   0 : SETPE rm8 [m:        0f 9a /0                        ] AR0,SB,386 */
        /* 355 001(9a) 200 : AR0,SB,386 */
        {I_SETPE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72444, 358, 2321},
    /*   1 : SETPE reg64 [m:        evex.nd1.l0.f2.m4.wig 4a /0     ] ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4a) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETPE, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25267, 359, 2322},
    /*   2 : SETPE reg32 [m:        evex.nd1.l0.f2.m4.wig 4a /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4a) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETPE, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25267, 359, 2323},
    /*   3 : SETPE rm8 [m:        evex.zu.l0.f2.m4.wig 4a /0      ] LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 08) 300 001(4a) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETPE, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25411, 360, 2326},
};

static const struct itemplate instrux_SETPO[4] = {
    /*   0 : SETPO rm8 [m:        0f 9b /0                        ] AR0,SB,386 */
        /* 355 001(9b) 200 : AR0,SB,386 */
        {I_SETPO, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72429, 358, 2321},
    /*   1 : SETPO reg64 [m:        evex.nd1.l0.f2.m4.wig 4b /0     ] ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4b) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETPO, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25240, 359, 2322},
    /*   2 : SETPO reg32 [m:        evex.nd1.l0.f2.m4.wig 4b /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4b) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETPO, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25240, 359, 2323},
    /*   3 : SETPO rm8 [m:        evex.zu.l0.f2.m4.wig 4b /0      ] LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 08) 300 001(4b) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETPO, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25384, 360, 2326},
};

static const struct itemplate instrux_SETS[4] = {
    /*   0 : SETS rm8 [m:        0f 98 /0                        ] AR0,SB,386 */
        /* 355 001(98) 200 : AR0,SB,386 */
        {I_SETS, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72449, 358, 2321},
    /*   1 : SETS reg64 [m:        evex.nd1.l0.f2.m4.wig 48 /0     ] ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(48) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETS, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25276, 359, 2322},
    /*   2 : SETS reg32 [m:        evex.nd1.l0.f2.m4.wig 48 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(48) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETS, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25276, 359, 2323},
    /*   3 : SETS rm8 [m:        evex.zu.l0.f2.m4.wig 48 /0      ] LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 08) 300 001(48) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETS, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25420, 360, 2326},
};

static const struct itemplate instrux_SETZ[4] = {
    /*   0 : SETZ rm8 [m:        0f 94 /0                        ] AR0,SB,386 */
        /* 355 001(94) 200 : AR0,SB,386 */
        {I_SETZ, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72394, 358, 2321},
    /*   1 : SETZ reg64 [m:        evex.nd1.l0.f2.m4.wig 44 /0     ] ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(44) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETZ, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25177, 359, 2322},
    /*   2 : SETZ reg32 [m:        evex.nd1.l0.f2.m4.wig 44 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(44) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETZ, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25177, 359, 2323},
    /*   3 : SETZ rm8 [m:        evex.zu.l0.f2.m4.wig 44 /0      ] LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 08) 300 001(44) 200 : ZU,ZU_E,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETZ, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25321, 360, 2326},
};

static const struct itemplate instrux_SETAZU[3] = {
    /*   0 : SETAZU reg64 [m:        evex.nd1.l0.f2.m4.wig 47 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(47) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETAZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25141, 359, 2324},
    /*   1 : SETAZU reg32 [m:        evex.nd1.l0.f2.m4.wig 47 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(47) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETAZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25141, 359, 2325},
    /*   2 : SETAZU rm8 [m:        evex.nd1.l0.f2.m4.wig 47 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(47) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETAZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25141, 359, 2327},
};

static const struct itemplate instrux_SETAEZU[3] = {
    /*   0 : SETAEZU reg64 [m:        evex.nd1.l0.f2.m4.wig 43 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(43) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETAEZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25150, 359, 2324},
    /*   1 : SETAEZU reg32 [m:        evex.nd1.l0.f2.m4.wig 43 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(43) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETAEZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25150, 359, 2325},
    /*   2 : SETAEZU rm8 [m:        evex.nd1.l0.f2.m4.wig 43 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(43) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETAEZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25150, 359, 2327},
};

static const struct itemplate instrux_SETBZU[3] = {
    /*   0 : SETBZU reg64 [m:        evex.nd1.l0.f2.m4.wig 42 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(42) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETBZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25159, 359, 2324},
    /*   1 : SETBZU reg32 [m:        evex.nd1.l0.f2.m4.wig 42 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(42) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETBZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25159, 359, 2325},
    /*   2 : SETBZU rm8 [m:        evex.nd1.l0.f2.m4.wig 42 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(42) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETBZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25159, 359, 2327},
};

static const struct itemplate instrux_SETBEZU[3] = {
    /*   0 : SETBEZU reg64 [m:        evex.nd1.l0.f2.m4.wig 46 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(46) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETBEZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25168, 359, 2324},
    /*   1 : SETBEZU reg32 [m:        evex.nd1.l0.f2.m4.wig 46 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(46) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETBEZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25168, 359, 2325},
    /*   2 : SETBEZU rm8 [m:        evex.nd1.l0.f2.m4.wig 46 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(46) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETBEZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25168, 359, 2327},
};

static const struct itemplate instrux_SETCZU[3] = {
    /*   0 : SETCZU reg64 [m:        evex.nd1.l0.f2.m4.wig 42 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(42) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETCZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25159, 359, 2324},
    /*   1 : SETCZU reg32 [m:        evex.nd1.l0.f2.m4.wig 42 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(42) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETCZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25159, 359, 2325},
    /*   2 : SETCZU rm8 [m:        evex.nd1.l0.f2.m4.wig 42 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(42) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETCZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25159, 359, 2327},
};

static const struct itemplate instrux_SETEZU[3] = {
    /*   0 : SETEZU reg64 [m:        evex.nd1.l0.f2.m4.wig 44 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(44) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETEZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25177, 359, 2324},
    /*   1 : SETEZU reg32 [m:        evex.nd1.l0.f2.m4.wig 44 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(44) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETEZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25177, 359, 2325},
    /*   2 : SETEZU rm8 [m:        evex.nd1.l0.f2.m4.wig 44 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(44) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETEZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25177, 359, 2327},
};

static const struct itemplate instrux_SETGZU[3] = {
    /*   0 : SETGZU reg64 [m:        evex.nd1.l0.f2.m4.wig 4f /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4f) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETGZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25186, 359, 2324},
    /*   1 : SETGZU reg32 [m:        evex.nd1.l0.f2.m4.wig 4f /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4f) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETGZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25186, 359, 2325},
    /*   2 : SETGZU rm8 [m:        evex.nd1.l0.f2.m4.wig 4f /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4f) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETGZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25186, 359, 2327},
};

static const struct itemplate instrux_SETGEZU[3] = {
    /*   0 : SETGEZU reg64 [m:        evex.nd1.l0.f2.m4.wig 4d /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4d) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETGEZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25195, 359, 2324},
    /*   1 : SETGEZU reg32 [m:        evex.nd1.l0.f2.m4.wig 4d /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4d) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETGEZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25195, 359, 2325},
    /*   2 : SETGEZU rm8 [m:        evex.nd1.l0.f2.m4.wig 4d /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4d) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETGEZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25195, 359, 2327},
};

static const struct itemplate instrux_SETLZU[3] = {
    /*   0 : SETLZU reg64 [m:        evex.nd1.l0.f2.m4.wig 4c /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4c) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETLZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25204, 359, 2324},
    /*   1 : SETLZU reg32 [m:        evex.nd1.l0.f2.m4.wig 4c /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4c) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETLZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25204, 359, 2325},
    /*   2 : SETLZU rm8 [m:        evex.nd1.l0.f2.m4.wig 4c /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4c) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETLZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25204, 359, 2327},
};

static const struct itemplate instrux_SETLEZU[3] = {
    /*   0 : SETLEZU reg64 [m:        evex.nd1.l0.f2.m4.wig 4e /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4e) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETLEZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25213, 359, 2324},
    /*   1 : SETLEZU reg32 [m:        evex.nd1.l0.f2.m4.wig 4e /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4e) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETLEZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25213, 359, 2325},
    /*   2 : SETLEZU rm8 [m:        evex.nd1.l0.f2.m4.wig 4e /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4e) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETLEZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25213, 359, 2327},
};

static const struct itemplate instrux_SETNAZU[3] = {
    /*   0 : SETNAZU reg64 [m:        evex.nd1.l0.f2.m4.wig 46 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(46) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNAZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25168, 359, 2324},
    /*   1 : SETNAZU reg32 [m:        evex.nd1.l0.f2.m4.wig 46 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(46) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNAZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25168, 359, 2325},
    /*   2 : SETNAZU rm8 [m:        evex.nd1.l0.f2.m4.wig 46 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(46) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNAZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25168, 359, 2327},
};

static const struct itemplate instrux_SETNAEZU[3] = {
    /*   0 : SETNAEZU reg64 [m:        evex.nd1.l0.f2.m4.wig 42 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(42) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNAEZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25159, 359, 2324},
    /*   1 : SETNAEZU reg32 [m:        evex.nd1.l0.f2.m4.wig 42 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(42) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNAEZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25159, 359, 2325},
    /*   2 : SETNAEZU rm8 [m:        evex.nd1.l0.f2.m4.wig 42 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(42) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNAEZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25159, 359, 2327},
};

static const struct itemplate instrux_SETNBZU[3] = {
    /*   0 : SETNBZU reg64 [m:        evex.nd1.l0.f2.m4.wig 43 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(43) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNBZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25150, 359, 2324},
    /*   1 : SETNBZU reg32 [m:        evex.nd1.l0.f2.m4.wig 43 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(43) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNBZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25150, 359, 2325},
    /*   2 : SETNBZU rm8 [m:        evex.nd1.l0.f2.m4.wig 43 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(43) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNBZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25150, 359, 2327},
};

static const struct itemplate instrux_SETNBEZU[3] = {
    /*   0 : SETNBEZU reg64 [m:        evex.nd1.l0.f2.m4.wig 47 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(47) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNBEZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25141, 359, 2324},
    /*   1 : SETNBEZU reg32 [m:        evex.nd1.l0.f2.m4.wig 47 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(47) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNBEZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25141, 359, 2325},
    /*   2 : SETNBEZU rm8 [m:        evex.nd1.l0.f2.m4.wig 47 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(47) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNBEZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25141, 359, 2327},
};

static const struct itemplate instrux_SETNCZU[3] = {
    /*   0 : SETNCZU reg64 [m:        evex.nd1.l0.f2.m4.wig 43 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(43) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNCZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25150, 359, 2324},
    /*   1 : SETNCZU reg32 [m:        evex.nd1.l0.f2.m4.wig 43 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(43) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNCZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25150, 359, 2325},
    /*   2 : SETNCZU rm8 [m:        evex.nd1.l0.f2.m4.wig 43 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(43) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNCZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25150, 359, 2327},
};

static const struct itemplate instrux_SETNEZU[3] = {
    /*   0 : SETNEZU reg64 [m:        evex.nd1.l0.f2.m4.wig 45 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(45) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNEZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25222, 359, 2324},
    /*   1 : SETNEZU reg32 [m:        evex.nd1.l0.f2.m4.wig 45 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(45) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNEZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25222, 359, 2325},
    /*   2 : SETNEZU rm8 [m:        evex.nd1.l0.f2.m4.wig 45 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(45) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNEZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25222, 359, 2327},
};

static const struct itemplate instrux_SETNGZU[3] = {
    /*   0 : SETNGZU reg64 [m:        evex.nd1.l0.f2.m4.wig 4e /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4e) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNGZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25213, 359, 2324},
    /*   1 : SETNGZU reg32 [m:        evex.nd1.l0.f2.m4.wig 4e /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4e) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNGZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25213, 359, 2325},
    /*   2 : SETNGZU rm8 [m:        evex.nd1.l0.f2.m4.wig 4e /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4e) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNGZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25213, 359, 2327},
};

static const struct itemplate instrux_SETNGEZU[3] = {
    /*   0 : SETNGEZU reg64 [m:        evex.nd1.l0.f2.m4.wig 4c /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4c) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNGEZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25204, 359, 2324},
    /*   1 : SETNGEZU reg32 [m:        evex.nd1.l0.f2.m4.wig 4c /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4c) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNGEZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25204, 359, 2325},
    /*   2 : SETNGEZU rm8 [m:        evex.nd1.l0.f2.m4.wig 4c /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4c) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNGEZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25204, 359, 2327},
};

static const struct itemplate instrux_SETNLZU[3] = {
    /*   0 : SETNLZU reg64 [m:        evex.nd1.l0.f2.m4.wig 4d /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4d) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNLZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25195, 359, 2324},
    /*   1 : SETNLZU reg32 [m:        evex.nd1.l0.f2.m4.wig 4d /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4d) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNLZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25195, 359, 2325},
    /*   2 : SETNLZU rm8 [m:        evex.nd1.l0.f2.m4.wig 4d /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4d) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNLZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25195, 359, 2327},
};

static const struct itemplate instrux_SETNLEZU[3] = {
    /*   0 : SETNLEZU reg64 [m:        evex.nd1.l0.f2.m4.wig 4f /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4f) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNLEZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25186, 359, 2324},
    /*   1 : SETNLEZU reg32 [m:        evex.nd1.l0.f2.m4.wig 4f /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4f) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNLEZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25186, 359, 2325},
    /*   2 : SETNLEZU rm8 [m:        evex.nd1.l0.f2.m4.wig 4f /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4f) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNLEZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25186, 359, 2327},
};

static const struct itemplate instrux_SETNOZU[3] = {
    /*   0 : SETNOZU reg64 [m:        evex.nd1.l0.f2.m4.wig 41 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(41) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNOZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25231, 359, 2324},
    /*   1 : SETNOZU reg32 [m:        evex.nd1.l0.f2.m4.wig 41 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(41) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNOZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25231, 359, 2325},
    /*   2 : SETNOZU rm8 [m:        evex.nd1.l0.f2.m4.wig 41 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(41) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNOZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25231, 359, 2327},
};

static const struct itemplate instrux_SETNPZU[3] = {
    /*   0 : SETNPZU reg64 [m:        evex.nd1.l0.f2.m4.wig 4b /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4b) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNPZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25240, 359, 2324},
    /*   1 : SETNPZU reg32 [m:        evex.nd1.l0.f2.m4.wig 4b /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4b) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNPZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25240, 359, 2325},
    /*   2 : SETNPZU rm8 [m:        evex.nd1.l0.f2.m4.wig 4b /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4b) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNPZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25240, 359, 2327},
};

static const struct itemplate instrux_SETNSZU[3] = {
    /*   0 : SETNSZU reg64 [m:        evex.nd1.l0.f2.m4.wig 49 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(49) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNSZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25249, 359, 2324},
    /*   1 : SETNSZU reg32 [m:        evex.nd1.l0.f2.m4.wig 49 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(49) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNSZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25249, 359, 2325},
    /*   2 : SETNSZU rm8 [m:        evex.nd1.l0.f2.m4.wig 49 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(49) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNSZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25249, 359, 2327},
};

static const struct itemplate instrux_SETNZZU[3] = {
    /*   0 : SETNZZU reg64 [m:        evex.nd1.l0.f2.m4.wig 45 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(45) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNZZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25222, 359, 2324},
    /*   1 : SETNZZU reg32 [m:        evex.nd1.l0.f2.m4.wig 45 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(45) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNZZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25222, 359, 2325},
    /*   2 : SETNZZU rm8 [m:        evex.nd1.l0.f2.m4.wig 45 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(45) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETNZZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25222, 359, 2327},
};

static const struct itemplate instrux_SETOZU[3] = {
    /*   0 : SETOZU reg64 [m:        evex.nd1.l0.f2.m4.wig 40 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(40) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETOZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25258, 359, 2324},
    /*   1 : SETOZU reg32 [m:        evex.nd1.l0.f2.m4.wig 40 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(40) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETOZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25258, 359, 2325},
    /*   2 : SETOZU rm8 [m:        evex.nd1.l0.f2.m4.wig 40 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(40) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETOZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25258, 359, 2327},
};

static const struct itemplate instrux_SETPZU[3] = {
    /*   0 : SETPZU reg64 [m:        evex.nd1.l0.f2.m4.wig 4a /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4a) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETPZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25267, 359, 2324},
    /*   1 : SETPZU reg32 [m:        evex.nd1.l0.f2.m4.wig 4a /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4a) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETPZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25267, 359, 2325},
    /*   2 : SETPZU rm8 [m:        evex.nd1.l0.f2.m4.wig 4a /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4a) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETPZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25267, 359, 2327},
};

static const struct itemplate instrux_SETPEZU[3] = {
    /*   0 : SETPEZU reg64 [m:        evex.nd1.l0.f2.m4.wig 4a /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4a) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETPEZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25267, 359, 2324},
    /*   1 : SETPEZU reg32 [m:        evex.nd1.l0.f2.m4.wig 4a /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4a) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETPEZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25267, 359, 2325},
    /*   2 : SETPEZU rm8 [m:        evex.nd1.l0.f2.m4.wig 4a /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4a) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETPEZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25267, 359, 2327},
};

static const struct itemplate instrux_SETPOZU[3] = {
    /*   0 : SETPOZU reg64 [m:        evex.nd1.l0.f2.m4.wig 4b /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4b) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETPOZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25240, 359, 2324},
    /*   1 : SETPOZU reg32 [m:        evex.nd1.l0.f2.m4.wig 4b /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4b) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETPOZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25240, 359, 2325},
    /*   2 : SETPOZU rm8 [m:        evex.nd1.l0.f2.m4.wig 4b /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(4b) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETPOZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25240, 359, 2327},
};

static const struct itemplate instrux_SETSZU[3] = {
    /*   0 : SETSZU reg64 [m:        evex.nd1.l0.f2.m4.wig 48 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(48) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETSZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25276, 359, 2324},
    /*   1 : SETSZU reg32 [m:        evex.nd1.l0.f2.m4.wig 48 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(48) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETSZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25276, 359, 2325},
    /*   2 : SETSZU rm8 [m:        evex.nd1.l0.f2.m4.wig 48 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(48) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETSZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25276, 359, 2327},
};

static const struct itemplate instrux_SETZZU[3] = {
    /*   0 : SETZZU reg64 [m:        evex.nd1.l0.f2.m4.wig 44 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(44) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETZZU, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25177, 359, 2324},
    /*   1 : SETZZU reg32 [m:        evex.nd1.l0.f2.m4.wig 44 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(44) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETZZU, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25177, 359, 2325},
    /*   2 : SETZZU rm8 [m:        evex.nd1.l0.f2.m4.wig 44 /0     ] ND,ZU,LONG,PROT,APX,X86_64 */
        /* 250(f4 7f 18) 300 001(44) 200 : ZU,WIG,LONG,EVEX,PROT,APX,X86_64 */
        {I_SETZZU, 1, {RM_GPR|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+25177, 359, 2327},
};

static const struct itemplate instrux_CMPAXADD[4] = {
    /*   0 : CMPAXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 e7 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 001) 001(e7) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPAXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57581, 361, 2329},
    /*   1 : CMPAXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 e7 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 201) 001(e7) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPAXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57693, 361, 2330},
    /*   2 : CMPAXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 e7 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(e7) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPAXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25429, 362, 2331},
    /*   3 : CMPAXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 e7 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(e7) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPAXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25573, 362, 2332},
};

static const struct itemplate instrux_CMPAEXADD[4] = {
    /*   0 : CMPAEXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 e3 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 001) 001(e3) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPAEXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57588, 361, 2329},
    /*   1 : CMPAEXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 e3 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 201) 001(e3) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPAEXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57700, 361, 2330},
    /*   2 : CMPAEXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 e3 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 7d 08) 300 001(e3) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPAEXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25438, 362, 2331},
    /*   3 : CMPAEXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 e3 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 fd 08) 300 001(e3) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPAEXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25582, 362, 2332},
};

static const struct itemplate instrux_CMPBXADD[4] = {
    /*   0 : CMPBXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 e2 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 001) 001(e2) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPBXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57595, 361, 2329},
    /*   1 : CMPBXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 e2 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 201) 001(e2) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPBXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57707, 361, 2330},
    /*   2 : CMPBXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 e2 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 7d 08) 300 001(e2) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPBXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25447, 362, 2331},
    /*   3 : CMPBXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 e2 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 fd 08) 300 001(e2) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPBXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25591, 362, 2332},
};

static const struct itemplate instrux_CMPBEXADD[4] = {
    /*   0 : CMPBEXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 e6 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 001) 001(e6) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPBEXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57602, 361, 2329},
    /*   1 : CMPBEXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 e6 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 201) 001(e6) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPBEXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57714, 361, 2330},
    /*   2 : CMPBEXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 e6 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 7d 08) 300 001(e6) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPBEXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25456, 362, 2331},
    /*   3 : CMPBEXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 e6 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 fd 08) 300 001(e6) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPBEXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25600, 362, 2332},
};

static const struct itemplate instrux_CMPCXADD[4] = {
    /*   0 : CMPCXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 e2 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 001) 001(e2) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPCXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57595, 361, 2329},
    /*   1 : CMPCXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 e2 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 201) 001(e2) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPCXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57707, 361, 2330},
    /*   2 : CMPCXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 e2 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(e2) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPCXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25447, 362, 2331},
    /*   3 : CMPCXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 e2 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(e2) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPCXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25591, 362, 2332},
};

static const struct itemplate instrux_CMPEXADD[4] = {
    /*   0 : CMPEXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 e4 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 001) 001(e4) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPEXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57609, 361, 2329},
    /*   1 : CMPEXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 e4 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 201) 001(e4) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPEXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57721, 361, 2330},
    /*   2 : CMPEXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 e4 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 7d 08) 300 001(e4) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPEXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25465, 362, 2331},
    /*   3 : CMPEXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 e4 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 fd 08) 300 001(e4) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPEXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25609, 362, 2332},
};

static const struct itemplate instrux_CMPGXADD[4] = {
    /*   0 : CMPGXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 ef /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 001) 001(ef) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPGXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57616, 361, 2329},
    /*   1 : CMPGXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 ef /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 201) 001(ef) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPGXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57728, 361, 2330},
    /*   2 : CMPGXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 ef /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(ef) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPGXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25474, 362, 2331},
    /*   3 : CMPGXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 ef /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(ef) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPGXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25618, 362, 2332},
};

static const struct itemplate instrux_CMPGEXADD[4] = {
    /*   0 : CMPGEXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 ed /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 001) 001(ed) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPGEXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57623, 361, 2329},
    /*   1 : CMPGEXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 ed /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 201) 001(ed) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPGEXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57735, 361, 2330},
    /*   2 : CMPGEXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 ed /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 7d 08) 300 001(ed) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPGEXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25483, 362, 2331},
    /*   3 : CMPGEXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 ed /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 fd 08) 300 001(ed) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPGEXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25627, 362, 2332},
};

static const struct itemplate instrux_CMPLXADD[4] = {
    /*   0 : CMPLXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 ec /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 001) 001(ec) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPLXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57630, 361, 2329},
    /*   1 : CMPLXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 ec /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 201) 001(ec) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPLXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57742, 361, 2330},
    /*   2 : CMPLXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 ec /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(ec) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPLXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25492, 362, 2331},
    /*   3 : CMPLXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 ec /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(ec) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPLXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25636, 362, 2332},
};

static const struct itemplate instrux_CMPLEXADD[4] = {
    /*   0 : CMPLEXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 ee /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 001) 001(ee) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPLEXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57637, 361, 2329},
    /*   1 : CMPLEXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 ee /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 201) 001(ee) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPLEXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57749, 361, 2330},
    /*   2 : CMPLEXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 ee /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 7d 08) 300 001(ee) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPLEXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25501, 362, 2331},
    /*   3 : CMPLEXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 ee /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 fd 08) 300 001(ee) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPLEXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25645, 362, 2332},
};

static const struct itemplate instrux_CMPNAXADD[4] = {
    /*   0 : CMPNAXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 e6 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 001) 001(e6) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNAXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57602, 361, 2329},
    /*   1 : CMPNAXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 e6 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 201) 001(e6) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNAXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57714, 361, 2330},
    /*   2 : CMPNAXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 e6 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(e6) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNAXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25456, 362, 2331},
    /*   3 : CMPNAXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 e6 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(e6) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNAXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25600, 362, 2332},
};

static const struct itemplate instrux_CMPNAEXADD[4] = {
    /*   0 : CMPNAEXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 e2 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 001) 001(e2) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNAEXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57595, 361, 2329},
    /*   1 : CMPNAEXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 e2 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 201) 001(e2) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNAEXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57707, 361, 2330},
    /*   2 : CMPNAEXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 e2 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 7d 08) 300 001(e2) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNAEXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25447, 362, 2331},
    /*   3 : CMPNAEXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 e2 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 fd 08) 300 001(e2) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNAEXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25591, 362, 2332},
};

static const struct itemplate instrux_CMPNBXADD[4] = {
    /*   0 : CMPNBXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 e3 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 001) 001(e3) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNBXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57588, 361, 2329},
    /*   1 : CMPNBXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 e3 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 201) 001(e3) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNBXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57700, 361, 2330},
    /*   2 : CMPNBXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 e3 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 7d 08) 300 001(e3) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNBXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25438, 362, 2331},
    /*   3 : CMPNBXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 e3 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 fd 08) 300 001(e3) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNBXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25582, 362, 2332},
};

static const struct itemplate instrux_CMPNBEXADD[4] = {
    /*   0 : CMPNBEXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 e7 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 001) 001(e7) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNBEXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57581, 361, 2329},
    /*   1 : CMPNBEXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 e7 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 201) 001(e7) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNBEXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57693, 361, 2330},
    /*   2 : CMPNBEXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 e7 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 7d 08) 300 001(e7) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNBEXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25429, 362, 2331},
    /*   3 : CMPNBEXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 e7 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 fd 08) 300 001(e7) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNBEXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25573, 362, 2332},
};

static const struct itemplate instrux_CMPNCXADD[4] = {
    /*   0 : CMPNCXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 e3 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 001) 001(e3) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNCXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57588, 361, 2329},
    /*   1 : CMPNCXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 e3 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 201) 001(e3) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNCXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57700, 361, 2330},
    /*   2 : CMPNCXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 e3 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(e3) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNCXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25438, 362, 2331},
    /*   3 : CMPNCXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 e3 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(e3) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNCXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25582, 362, 2332},
};

static const struct itemplate instrux_CMPNEXADD[4] = {
    /*   0 : CMPNEXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 e5 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 001) 001(e5) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNEXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57644, 361, 2329},
    /*   1 : CMPNEXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 e5 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 201) 001(e5) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNEXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57756, 361, 2330},
    /*   2 : CMPNEXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 e5 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 7d 08) 300 001(e5) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNEXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25510, 362, 2331},
    /*   3 : CMPNEXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 e5 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 fd 08) 300 001(e5) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNEXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25654, 362, 2332},
};

static const struct itemplate instrux_CMPNGXADD[4] = {
    /*   0 : CMPNGXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 ee /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 001) 001(ee) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNGXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57637, 361, 2329},
    /*   1 : CMPNGXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 ee /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 201) 001(ee) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNGXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57749, 361, 2330},
    /*   2 : CMPNGXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 ee /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(ee) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNGXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25501, 362, 2331},
    /*   3 : CMPNGXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 ee /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(ee) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNGXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25645, 362, 2332},
};

static const struct itemplate instrux_CMPNGEXADD[4] = {
    /*   0 : CMPNGEXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 ec /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 001) 001(ec) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNGEXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57630, 361, 2329},
    /*   1 : CMPNGEXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 ec /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 201) 001(ec) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNGEXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57742, 361, 2330},
    /*   2 : CMPNGEXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 ec /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 7d 08) 300 001(ec) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNGEXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25492, 362, 2331},
    /*   3 : CMPNGEXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 ec /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 fd 08) 300 001(ec) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNGEXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25636, 362, 2332},
};

static const struct itemplate instrux_CMPNLXADD[4] = {
    /*   0 : CMPNLXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 ed /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 001) 001(ed) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNLXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57623, 361, 2329},
    /*   1 : CMPNLXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 ed /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 201) 001(ed) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNLXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57735, 361, 2330},
    /*   2 : CMPNLXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 ed /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(ed) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNLXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25483, 362, 2331},
    /*   3 : CMPNLXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 ed /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(ed) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNLXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25627, 362, 2332},
};

static const struct itemplate instrux_CMPNLEXADD[4] = {
    /*   0 : CMPNLEXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 ef /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 001) 001(ef) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNLEXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57616, 361, 2329},
    /*   1 : CMPNLEXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 ef /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 201) 001(ef) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNLEXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57728, 361, 2330},
    /*   2 : CMPNLEXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 ef /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 7d 08) 300 001(ef) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNLEXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25474, 362, 2331},
    /*   3 : CMPNLEXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 ef /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 fd 08) 300 001(ef) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNLEXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25618, 362, 2332},
};

static const struct itemplate instrux_CMPNOXADD[4] = {
    /*   0 : CMPNOXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 e1 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 001) 001(e1) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNOXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57651, 361, 2329},
    /*   1 : CMPNOXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 e1 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 201) 001(e1) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNOXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57763, 361, 2330},
    /*   2 : CMPNOXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 e1 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(e1) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNOXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25519, 362, 2331},
    /*   3 : CMPNOXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 e1 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(e1) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNOXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25663, 362, 2332},
};

static const struct itemplate instrux_CMPNPXADD[4] = {
    /*   0 : CMPNPXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 eb /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 001) 001(eb) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNPXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57658, 361, 2329},
    /*   1 : CMPNPXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 eb /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 201) 001(eb) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNPXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57770, 361, 2330},
    /*   2 : CMPNPXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 eb /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 7d 08) 300 001(eb) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNPXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25528, 362, 2331},
    /*   3 : CMPNPXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 eb /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 fd 08) 300 001(eb) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNPXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25672, 362, 2332},
};

static const struct itemplate instrux_CMPNSXADD[4] = {
    /*   0 : CMPNSXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 e9 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 001) 001(e9) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNSXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57665, 361, 2329},
    /*   1 : CMPNSXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 e9 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 201) 001(e9) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNSXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57777, 361, 2330},
    /*   2 : CMPNSXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 e9 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(e9) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNSXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25537, 362, 2331},
    /*   3 : CMPNSXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 e9 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(e9) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNSXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25681, 362, 2332},
};

static const struct itemplate instrux_CMPNZXADD[4] = {
    /*   0 : CMPNZXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 e5 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 001) 001(e5) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNZXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57644, 361, 2329},
    /*   1 : CMPNZXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 e5 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 201) 001(e5) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPNZXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57756, 361, 2330},
    /*   2 : CMPNZXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 e5 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(e5) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNZXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25510, 362, 2331},
    /*   3 : CMPNZXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 e5 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(e5) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPNZXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25654, 362, 2332},
};

static const struct itemplate instrux_CMPOXADD[4] = {
    /*   0 : CMPOXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 e0 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 001) 001(e0) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPOXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57672, 361, 2329},
    /*   1 : CMPOXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 e0 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 201) 001(e0) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPOXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57784, 361, 2330},
    /*   2 : CMPOXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 e0 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(e0) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPOXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25546, 362, 2331},
    /*   3 : CMPOXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 e0 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(e0) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPOXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25690, 362, 2332},
};

static const struct itemplate instrux_CMPPXADD[4] = {
    /*   0 : CMPPXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 ea /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 001) 001(ea) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPPXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57679, 361, 2329},
    /*   1 : CMPPXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 ea /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64,ND */
        /* 262(002 201) 001(ea) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPPXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57791, 361, 2330},
    /*   2 : CMPPXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 ea /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 7d 08) 300 001(ea) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPPXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25555, 362, 2331},
    /*   3 : CMPPXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 ea /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64,ND */
        /* 242(f2 fd 08) 300 001(ea) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPPXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25699, 362, 2332},
};

static const struct itemplate instrux_CMPPEXADD[4] = {
    /*   0 : CMPPEXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 ea /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 001) 001(ea) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPPEXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57679, 361, 2329},
    /*   1 : CMPPEXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 ea /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 201) 001(ea) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPPEXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57791, 361, 2330},
    /*   2 : CMPPEXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 ea /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(ea) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPPEXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25555, 362, 2331},
    /*   3 : CMPPEXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 ea /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(ea) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPPEXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25699, 362, 2332},
};

static const struct itemplate instrux_CMPPOXADD[4] = {
    /*   0 : CMPPOXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 eb /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 001) 001(eb) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPPOXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57658, 361, 2329},
    /*   1 : CMPPOXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 eb /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 201) 001(eb) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPPOXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57770, 361, 2330},
    /*   2 : CMPPOXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 eb /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(eb) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPPOXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25528, 362, 2331},
    /*   3 : CMPPOXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 eb /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(eb) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPPOXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25672, 362, 2332},
};

static const struct itemplate instrux_CMPSXADD[4] = {
    /*   0 : CMPSXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 e8 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 001) 001(e8) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPSXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57686, 361, 2329},
    /*   1 : CMPSXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 e8 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 201) 001(e8) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPSXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57798, 361, 2330},
    /*   2 : CMPSXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 e8 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(e8) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPSXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25564, 362, 2331},
    /*   3 : CMPSXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 e8 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(e8) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPSXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25708, 362, 2332},
};

static const struct itemplate instrux_CMPZXADD[4] = {
    /*   0 : CMPZXADD mem32,reg32,reg32 [mrv:      vex.128.66.0f38.w0 e4 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 001) 001(e4) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPZXADD, 3, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57609, 361, 2329},
    /*   1 : CMPZXADD mem64,reg64,reg64 [mrv:      vex.128.66.0f38.w1 e4 /r        ] SM0-2,LONG,PROT,CMPCCXADD,X86_64 */
        /* 262(002 201) 001(e4) 101 : SM0,SM1,SM2,NOAPX,LONG,VEX,PROT,CMPCCXADD,X86_64 */
        {I_CMPZXADD, 3, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+57721, 361, 2330},
    /*   2 : CMPZXADD mem32,reg32,reg32 [mrv:      evex.nf0.128.66.0f38.w0 e4 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 7d 08) 300 001(e4) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPZXADD, 3, {MEMORY|BITS32,REG_GPR|BITS32,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+25465, 362, 2331},
    /*   3 : CMPZXADD mem64,reg64,reg64 [mrv:      evex.nf0.128.66.0f38.w1 e4 /r   ] SM0-2,LONG,PROT,CMPCCXADD,APX,X86_64 */
        /* 242(f2 fd 08) 300 001(e4) 101 : SM0,SM1,SM2,LONG,EVEX,PROT,CMPCCXADD,APX,X86_64 */
        {I_CMPZXADD, 3, {MEMORY|BITS64,REG_GPR|BITS64,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+25609, 362, 2332},
};

static const struct itemplate instrux_ADDPS[1] = {
    /*   0 : ADDPS xmmreg,xmmrm128 [rm:       np 0f 58 /r                       ] SSE,KATMAI */
        /* 360 355 001(58) 110 : SSE,KATMAI */
        {I_ADDPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+68355, 363, 2335},
};

static const struct itemplate instrux_ADDSS[1] = {
    /*   0 : ADDSS xmmreg,xmmrm32 [rm:       f3 0f 58 /r                       ] SSE,KATMAI */
        /* 333 355 001(58) 110 : SSE,KATMAI */
        {I_ADDSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68361, 363, 2336},
};

static const struct itemplate instrux_ANDNPS[1] = {
    /*   0 : ANDNPS xmmreg,xmmrm128 [rm:       np 0f 55 /r                       ] SSE,KATMAI */
        /* 360 355 001(55) 110 : SSE,KATMAI */
        {I_ANDNPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+68367, 363, 2337},
};

static const struct itemplate instrux_ANDPS[1] = {
    /*   0 : ANDPS xmmreg,xmmrm128 [rm:       np 0f 54 /r                       ] SSE,KATMAI */
        /* 360 355 001(54) 110 : SSE,KATMAI */
        {I_ANDPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+68373, 363, 2338},
};

static const struct itemplate instrux_CMPEQPS[1] = {
    /*   0 : CMPEQPS xmmreg,xmmrm128 [rm:       np 0f c2 /r 00                    ] SSE,KATMAI */
        /* 360 355 001(c2) 110 001(00) : SSE,KATMAI */
        {I_CMPEQPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+51403, 363, 2339},
};

static const struct itemplate instrux_CMPEQSS[1] = {
    /*   0 : CMPEQSS xmmreg,xmmrm32 [rm:       f3 0f c2 /r 00                    ] SSE,KATMAI */
        /* 333 355 001(c2) 110 001(00) : SSE,KATMAI */
        {I_CMPEQSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+51411, 363, 2340},
};

static const struct itemplate instrux_CMPLEPS[1] = {
    /*   0 : CMPLEPS xmmreg,xmmrm128 [rm:       np 0f c2 /r 02                    ] SSE,KATMAI */
        /* 360 355 001(c2) 110 001(02) : SSE,KATMAI */
        {I_CMPLEPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+51419, 363, 2341},
};

static const struct itemplate instrux_CMPLESS[1] = {
    /*   0 : CMPLESS xmmreg,xmmrm32 [rm:       f3 0f c2 /r 02                    ] SSE,KATMAI */
        /* 333 355 001(c2) 110 001(02) : SSE,KATMAI */
        {I_CMPLESS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+51427, 363, 2342},
};

static const struct itemplate instrux_CMPLTPS[1] = {
    /*   0 : CMPLTPS xmmreg,xmmrm128 [rm:       np 0f c2 /r 01                    ] SSE,KATMAI */
        /* 360 355 001(c2) 110 001(01) : SSE,KATMAI */
        {I_CMPLTPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+51435, 363, 2343},
};

static const struct itemplate instrux_CMPLTSS[1] = {
    /*   0 : CMPLTSS xmmreg,xmmrm32 [rm:       f3 0f c2 /r 01                    ] SSE,KATMAI */
        /* 333 355 001(c2) 110 001(01) : SSE,KATMAI */
        {I_CMPLTSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+51443, 363, 2344},
};

static const struct itemplate instrux_CMPNEQPS[1] = {
    /*   0 : CMPNEQPS xmmreg,xmmrm128 [rm:       np 0f c2 /r 04                    ] SSE,KATMAI */
        /* 360 355 001(c2) 110 001(04) : SSE,KATMAI */
        {I_CMPNEQPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+51451, 363, 2345},
};

static const struct itemplate instrux_CMPNEQSS[1] = {
    /*   0 : CMPNEQSS xmmreg,xmmrm32 [rm:       f3 0f c2 /r 04                    ] SSE,KATMAI */
        /* 333 355 001(c2) 110 001(04) : SSE,KATMAI */
        {I_CMPNEQSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+51459, 363, 2346},
};

static const struct itemplate instrux_CMPNLEPS[1] = {
    /*   0 : CMPNLEPS xmmreg,xmmrm128 [rm:       np 0f c2 /r 06                    ] SSE,KATMAI */
        /* 360 355 001(c2) 110 001(06) : SSE,KATMAI */
        {I_CMPNLEPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+51467, 363, 2347},
};

static const struct itemplate instrux_CMPNLESS[1] = {
    /*   0 : CMPNLESS xmmreg,xmmrm32 [rm:       f3 0f c2 /r 06                    ] SSE,KATMAI */
        /* 333 355 001(c2) 110 001(06) : SSE,KATMAI */
        {I_CMPNLESS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+51475, 363, 2348},
};

static const struct itemplate instrux_CMPNLTPS[1] = {
    /*   0 : CMPNLTPS xmmreg,xmmrm128 [rm:       np 0f c2 /r 05                    ] SSE,KATMAI */
        /* 360 355 001(c2) 110 001(05) : SSE,KATMAI */
        {I_CMPNLTPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+51483, 363, 2349},
};

static const struct itemplate instrux_CMPNLTSS[1] = {
    /*   0 : CMPNLTSS xmmreg,xmmrm32 [rm:       f3 0f c2 /r 05                    ] SSE,KATMAI */
        /* 333 355 001(c2) 110 001(05) : SSE,KATMAI */
        {I_CMPNLTSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+51491, 363, 2350},
};

static const struct itemplate instrux_CMPORDPS[1] = {
    /*   0 : CMPORDPS xmmreg,xmmrm128 [rm:       np 0f c2 /r 07                    ] SSE,KATMAI */
        /* 360 355 001(c2) 110 001(07) : SSE,KATMAI */
        {I_CMPORDPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+51499, 363, 2351},
};

static const struct itemplate instrux_CMPORDSS[1] = {
    /*   0 : CMPORDSS xmmreg,xmmrm32 [rm:       f3 0f c2 /r 07                    ] SSE,KATMAI */
        /* 333 355 001(c2) 110 001(07) : SSE,KATMAI */
        {I_CMPORDSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+51507, 363, 2352},
};

static const struct itemplate instrux_CMPUNORDPS[1] = {
    /*   0 : CMPUNORDPS xmmreg,xmmrm128 [rm:       np 0f c2 /r 03                    ] SSE,KATMAI */
        /* 360 355 001(c2) 110 001(03) : SSE,KATMAI */
        {I_CMPUNORDPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+51515, 363, 2353},
};

static const struct itemplate instrux_CMPUNORDSS[1] = {
    /*   0 : CMPUNORDSS xmmreg,xmmrm32 [rm:       f3 0f c2 /r 03                    ] SSE,KATMAI */
        /* 333 355 001(c2) 110 001(03) : SSE,KATMAI */
        {I_CMPUNORDSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+51523, 363, 2354},
};

static const struct itemplate instrux_CMPPS[1] = {
    /*   0 : CMPPS xmmreg,xmmrm128,imm8 [rmi:      np 0f c2 /r ib,u                  ] SSE,KATMAI */
        /* 360 355 001(c2) 110 026 : SSE,KATMAI */
        {I_CMPPS, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+57805, 363, 2357},
};

static const struct itemplate instrux_CMPSS[1] = {
    /*   0 : CMPSS xmmreg,xmmrm32,imm8 [rmi:      f3 0f c2 /r ib,u                  ] SSE,KATMAI */
        /* 333 355 001(c2) 110 026 : SSE,KATMAI */
        {I_CMPSS, 3, {XMMREG,RM_XMM|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+57812, 363, 2358},
};

static const struct itemplate instrux_COMISS[1] = {
    /*   0 : COMISS xmmreg,xmmrm32 [rm:       np 0f 2f /r                       ] FL,SSE,KATMAI */
        /* 360 355 001(2f) 110 : FL,SSE,KATMAI */
        {I_COMISS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68379, 364, 2359},
};

static const struct itemplate instrux_CVTPI2PS[1] = {
    /*   0 : CVTPI2PS xmmreg,mmxrm64 [rm:       np 0f 2a /r                       ] MMX,SSE,KATMAI */
        /* 360 355 001(2a) 110 : MMX,SSE,KATMAI */
        {I_CVTPI2PS, 2, {XMMREG,RM_MMX|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68385, 365, 2360},
};

static const struct itemplate instrux_CVTPS2PI[1] = {
    /*   0 : CVTPS2PI mmxreg,xmmrm64 [rm:       np 0f 2d /r                       ] MMX,SSE,KATMAI */
        /* 360 355 001(2d) 110 : MMX,SSE,KATMAI */
        {I_CVTPS2PI, 2, {MMXREG,RM_XMM|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68391, 365, 2361},
};

static const struct itemplate instrux_CVTSI2SS[2] = {
    /*   0 : CVTSI2SS xmmreg,rm32 [rm:       f3 0f 2a /r                       ] SSE,KATMAI */
        /* 333 355 001(2a) 110 : SSE,KATMAI */
        {I_CVTSI2SS, 2, {XMMREG,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+57820, 363, 2362},
    /*   1 : CVTSI2SS xmmreg,rm64 [rm:       o64 f3 0f 2a /r                   ] AR1,SX,LONG,PROT,SSE,X86_64 */
        /* 324 333 355 001(2a) 110 : AR1,SX,LONG,PROT,SSE,X86_64 */
        {I_CVTSI2SS, 2, {XMMREG,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+57819, 366, 2363},
};

static const struct itemplate instrux_CVTSS2SI[2] = {
    /*   0 : CVTSS2SI reg32,xmmrm32 [rm:       f3 0f 2d /r                       ] SSE,KATMAI */
        /* 333 355 001(2d) 110 : SSE,KATMAI */
        {I_CVTSS2SI, 2, {REG_GPR|BITS32,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+57827, 363, 2364},
    /*   1 : CVTSS2SI reg64,xmmrm32 [rm:       o64 f3 0f 2d /r                   ] LONG,PROT,SSE,X86_64 */
        /* 324 333 355 001(2d) 110 : LONG,PROT,SSE,X86_64 */
        {I_CVTSS2SI, 2, {REG_GPR|BITS64,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+57826, 367, 2365},
};

static const struct itemplate instrux_CVTTPS2PI[1] = {
    /*   0 : CVTTPS2PI mmxreg,xmmrm64 [rm:       np 0f 2c /r                       ] MMX,SSE,KATMAI */
        /* 360 355 001(2c) 110 : MMX,SSE,KATMAI */
        {I_CVTTPS2PI, 2, {MMXREG,RM_XMM|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68397, 365, 2366},
};

static const struct itemplate instrux_CVTTSS2SI[2] = {
    /*   0 : CVTTSS2SI reg32,xmmrm32 [rm:       f3 0f 2c /r                       ] SSE,KATMAI */
        /* 333 355 001(2c) 110 : SSE,KATMAI */
        {I_CVTTSS2SI, 2, {REG_GPR|BITS32,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+57834, 363, 2367},
    /*   1 : CVTTSS2SI reg64,xmmrm32 [rm:       o64 f3 0f 2c /r                   ] LONG,PROT,SSE,X86_64 */
        /* 324 333 355 001(2c) 110 : LONG,PROT,SSE,X86_64 */
        {I_CVTTSS2SI, 2, {REG_GPR|BITS64,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+57833, 367, 2368},
};

static const struct itemplate instrux_DIVPS[1] = {
    /*   0 : DIVPS xmmreg,xmmrm128 [rm:       np 0f 5e /r                       ] SSE,KATMAI */
        /* 360 355 001(5e) 110 : SSE,KATMAI */
        {I_DIVPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+68403, 363, 2369},
};

static const struct itemplate instrux_DIVSS[1] = {
    /*   0 : DIVSS xmmreg,xmmrm32 [rm:       f3 0f 5e /r                       ] SSE,KATMAI */
        /* 333 355 001(5e) 110 : SSE,KATMAI */
        {I_DIVSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68409, 363, 2370},
};

static const struct itemplate instrux_LDMXCSR[1] = {
    /*   0 : LDMXCSR mem32 [m:        np 0f ae /2                       ] SSE,KATMAI */
        /* 360 355 001(ae) 202 : SSE,KATMAI */
        {I_LDMXCSR, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+68415, 363, 2371},
};

static const struct itemplate instrux_MAXPS[1] = {
    /*   0 : MAXPS xmmreg,xmmrm128 [rm:       np 0f 5f /r                       ] SSE,KATMAI */
        /* 360 355 001(5f) 110 : SSE,KATMAI */
        {I_MAXPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+68421, 363, 2372},
};

static const struct itemplate instrux_MAXSS[1] = {
    /*   0 : MAXSS xmmreg,xmmrm32 [rm:       f3 0f 5f /r                       ] SSE,KATMAI */
        /* 333 355 001(5f) 110 : SSE,KATMAI */
        {I_MAXSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68427, 363, 2373},
};

static const struct itemplate instrux_MINPS[1] = {
    /*   0 : MINPS xmmreg,xmmrm128 [rm:       np 0f 5d /r                       ] SSE,KATMAI */
        /* 360 355 001(5d) 110 : SSE,KATMAI */
        {I_MINPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+68433, 363, 2374},
};

static const struct itemplate instrux_MINSS[1] = {
    /*   0 : MINSS xmmreg,xmmrm32 [rm:       f3 0f 5d /r                       ] SSE,KATMAI */
        /* 333 355 001(5d) 110 : SSE,KATMAI */
        {I_MINSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68439, 363, 2375},
};

static const struct itemplate instrux_MOVAPS[2] = {
    /*   0 : MOVAPS xmmreg,xmmrm128 [rm:       np 0f 28 /r                       ] SSE,KATMAI */
        /* 360 355 001(28) 110 : SSE,KATMAI */
        {I_MOVAPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+68445, 363, 2376},
    /*   1 : MOVAPS xmmrm128,xmmreg [mr:       np 0f 29 /r                       ] SSE,KATMAI */
        /* 360 355 001(29) 101 : SSE,KATMAI */
        {I_MOVAPS, 2, {RM_XMM|BITS128,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68451, 363, 2377},
};

static const struct itemplate instrux_MOVHPS[2] = {
    /*   0 : MOVHPS xmmreg,mem64 [rm:       np 0f 16 /r                       ] SSE,KATMAI */
        /* 360 355 001(16) 110 : SSE,KATMAI */
        {I_MOVHPS, 2, {XMMREG,MEMORY|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+68457, 363, 2378},
    /*   1 : MOVHPS mem64,xmmreg [mr:       np 0f 17 /r                       ] SSE,KATMAI */
        /* 360 355 001(17) 101 : SSE,KATMAI */
        {I_MOVHPS, 2, {MEMORY|BITS64,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68463, 363, 2379},
};

static const struct itemplate instrux_MOVLHPS[1] = {
    /*   0 : MOVLHPS xmmreg,xmmreg [rm:       np 0f 16 /r                       ] SSE,KATMAI */
        /* 360 355 001(16) 110 : SSE,KATMAI */
        {I_MOVLHPS, 2, {XMMREG,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68457, 363, 2380},
};

static const struct itemplate instrux_MOVLPS[2] = {
    /*   0 : MOVLPS xmmreg,mem64 [rm:       np 0f 12 /r                       ] SSE,KATMAI */
        /* 360 355 001(12) 110 : SSE,KATMAI */
        {I_MOVLPS, 2, {XMMREG,MEMORY|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+67437, 363, 2381},
    /*   1 : MOVLPS mem64,xmmreg [mr:       np 0f 13 /r                       ] SSE,KATMAI */
        /* 360 355 001(13) 101 : SSE,KATMAI */
        {I_MOVLPS, 2, {MEMORY|BITS64,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68469, 363, 2382},
};

static const struct itemplate instrux_MOVHLPS[1] = {
    /*   0 : MOVHLPS xmmreg,xmmreg [rm:       np 0f 12 /r                       ] SSE,KATMAI */
        /* 360 355 001(12) 110 : SSE,KATMAI */
        {I_MOVHLPS, 2, {XMMREG,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+67437, 363, 2383},
};

static const struct itemplate instrux_MOVMSKPS[2] = {
    /*   0 : MOVMSKPS reg32,xmmreg [rm:       np 0f 50 /r                       ] SSE,KATMAI */
        /* 360 355 001(50) 110 : SSE,KATMAI */
        {I_MOVMSKPS, 2, {REG_GPR|BITS32,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68475, 363, 2384},
    /*   1 : MOVMSKPS reg64,xmmreg [rm:       np o64 0f 50 /r                   ] LONG,PROT,SSE,X86_64 */
        /* 360 324 355 001(50) 110 : LONG,PROT,SSE,X86_64 */
        {I_MOVMSKPS, 2, {REG_GPR|BITS64,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+57840, 367, 2385},
};

static const struct itemplate instrux_MOVNTPS[1] = {
    /*   0 : MOVNTPS mem128,xmmreg [mr:       np 0f 2b /r                       ] SSE,KATMAI */
        /* 360 355 001(2b) 101 : SSE,KATMAI */
        {I_MOVNTPS, 2, {MEMORY|BITS128,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68481, 363, 2386},
};

static const struct itemplate instrux_MOVSS[2] = {
    /*   0 : MOVSS xmmreg,xmmrm32 [rm:       f3 0f 10 /r                       ] SSE,KATMAI */
        /* 333 355 001(10) 110 : SSE,KATMAI */
        {I_MOVSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68487, 363, 2387},
    /*   1 : MOVSS xmmrm32,xmmreg [mr:       f3 0f 11 /r                       ] SSE,KATMAI */
        /* 333 355 001(11) 101 : SSE,KATMAI */
        {I_MOVSS, 2, {RM_XMM|BITS32,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68493, 363, 2388},
};

static const struct itemplate instrux_MOVUPS[2] = {
    /*   0 : MOVUPS xmmreg,xmmrm128 [rm:       np 0f 10 /r                       ] SSE,KATMAI */
        /* 360 355 001(10) 110 : SSE,KATMAI */
        {I_MOVUPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+68499, 363, 2389},
    /*   1 : MOVUPS xmmrm128,xmmreg [mr:       np 0f 11 /r                       ] SSE,KATMAI */
        /* 360 355 001(11) 101 : SSE,KATMAI */
        {I_MOVUPS, 2, {RM_XMM|BITS128,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68505, 363, 2390},
};

static const struct itemplate instrux_MULPS[1] = {
    /*   0 : MULPS xmmreg,xmmrm128 [rm:       np 0f 59 /r                       ] SSE,KATMAI */
        /* 360 355 001(59) 110 : SSE,KATMAI */
        {I_MULPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+68511, 363, 2391},
};

static const struct itemplate instrux_MULSS[1] = {
    /*   0 : MULSS xmmreg,xmmrm32 [rm:       f3 0f 59 /r                       ] SSE,KATMAI */
        /* 333 355 001(59) 110 : SSE,KATMAI */
        {I_MULSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68517, 363, 2392},
};

static const struct itemplate instrux_ORPS[1] = {
    /*   0 : ORPS xmmreg,xmmrm128 [rm:       np 0f 56 /r                       ] SSE,KATMAI */
        /* 360 355 001(56) 110 : SSE,KATMAI */
        {I_ORPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+68523, 363, 2393},
};

static const struct itemplate instrux_RCPPS[1] = {
    /*   0 : RCPPS xmmreg,xmmrm128 [rm:       np 0f 53 /r                       ] SSE,KATMAI */
        /* 360 355 001(53) 110 : SSE,KATMAI */
        {I_RCPPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+68529, 363, 2394},
};

static const struct itemplate instrux_RCPSS[1] = {
    /*   0 : RCPSS xmmreg,xmmrm32 [rm:       f3 0f 53 /r                       ] SSE,KATMAI */
        /* 333 355 001(53) 110 : SSE,KATMAI */
        {I_RCPSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68535, 363, 2395},
};

static const struct itemplate instrux_RSQRTPS[1] = {
    /*   0 : RSQRTPS xmmreg,xmmrm128 [rm:       np 0f 52 /r                       ] SSE,KATMAI */
        /* 360 355 001(52) 110 : SSE,KATMAI */
        {I_RSQRTPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+68541, 363, 2396},
};

static const struct itemplate instrux_RSQRTSS[1] = {
    /*   0 : RSQRTSS xmmreg,xmmrm32 [rm:       f3 0f 52 /r                       ] SSE,KATMAI */
        /* 333 355 001(52) 110 : SSE,KATMAI */
        {I_RSQRTSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68547, 363, 2397},
};

static const struct itemplate instrux_SHUFPS[1] = {
    /*   0 : SHUFPS xmmreg,xmmrm128,imm8 [rmi:      np 0f c6 /r ib,u                  ] SSE,KATMAI */
        /* 360 355 001(c6) 110 026 : SSE,KATMAI */
        {I_SHUFPS, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+57847, 363, 2398},
};

static const struct itemplate instrux_SQRTPS[1] = {
    /*   0 : SQRTPS xmmreg,xmmrm128 [rm:       np 0f 51 /r                       ] SSE,KATMAI */
        /* 360 355 001(51) 110 : SSE,KATMAI */
        {I_SQRTPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+68553, 363, 2399},
};

static const struct itemplate instrux_SQRTSS[1] = {
    /*   0 : SQRTSS xmmreg,xmmrm32 [rm:       f3 0f 51 /r                       ] SSE,KATMAI */
        /* 333 355 001(51) 110 : SSE,KATMAI */
        {I_SQRTSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68559, 363, 2400},
};

static const struct itemplate instrux_STMXCSR[1] = {
    /*   0 : STMXCSR mem32 [m:        np 0f ae /3                       ] SSE,KATMAI */
        /* 360 355 001(ae) 203 : SSE,KATMAI */
        {I_STMXCSR, 1, {MEMORY|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+68565, 363, 2401},
};

static const struct itemplate instrux_SUBPS[1] = {
    /*   0 : SUBPS xmmreg,xmmrm128 [rm:       np 0f 5c /r                       ] SSE,KATMAI */
        /* 360 355 001(5c) 110 : SSE,KATMAI */
        {I_SUBPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+68571, 363, 2402},
};

static const struct itemplate instrux_SUBSS[1] = {
    /*   0 : SUBSS xmmreg,xmmrm32 [rm:       f3 0f 5c /r                       ] SSE,KATMAI */
        /* 333 355 001(5c) 110 : SSE,KATMAI */
        {I_SUBSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68577, 363, 2403},
};

static const struct itemplate instrux_UCOMISS[1] = {
    /*   0 : UCOMISS xmmreg,xmmrm32 [rm:       np 0f 2e /r                       ] FL,SSE,KATMAI */
        /* 360 355 001(2e) 110 : FL,SSE,KATMAI */
        {I_UCOMISS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+68583, 364, 2404},
};

static const struct itemplate instrux_UNPCKHPS[1] = {
    /*   0 : UNPCKHPS xmmreg,xmmrm128 [rm:       np 0f 15 /r                       ] SSE,KATMAI */
        /* 360 355 001(15) 110 : SSE,KATMAI */
        {I_UNPCKHPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+68589, 363, 2405},
};

static const struct itemplate instrux_UNPCKLPS[1] = {
    /*   0 : UNPCKLPS xmmreg,xmmrm128 [rm:       np 0f 14 /r                       ] SSE,KATMAI */
        /* 360 355 001(14) 110 : SSE,KATMAI */
        {I_UNPCKLPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+68595, 363, 2406},
};

static const struct itemplate instrux_XORPS[1] = {
    /*   0 : XORPS xmmreg,xmmrm128 [rm:       np 0f 57 /r                       ] SSE,KATMAI */
        /* 360 355 001(57) 110 : SSE,KATMAI */
        {I_XORPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+68601, 363, 2407},
};

static const struct itemplate instrux_FXRSTOR[1] = {
    /*   0 : FXRSTOR mem [m:        np 0f ae /1                       ] FPU,SSE,P6 */
        /* 360 355 001(ae) 201 : FPU,SSE,P6 */
        {I_FXRSTOR, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57855, 368, 2410},
};

static const struct itemplate instrux_FXRSTOR64[1] = {
    /*   0 : FXRSTOR64 mem [m:        o64 np 0f ae /1                   ] LONG,PROT,FPU,SSE,X86_64 */
        /* 324 360 355 001(ae) 201 : LONG,PROT,FPU,SSE,X86_64 */
        {I_FXRSTOR64, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57854, 369, 2411},
};

static const struct itemplate instrux_FXSAVE[1] = {
    /*   0 : FXSAVE mem [m:        np 0f ae /0                       ] FPU,SSE,P6 */
        /* 360 355 001(ae) 200 : FPU,SSE,P6 */
        {I_FXSAVE, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57862, 368, 2412},
};

static const struct itemplate instrux_FXSAVE64[1] = {
    /*   0 : FXSAVE64 mem [m:        o64 np 0f ae /0                   ] LONG,PROT,FPU,SSE,X86_64 */
        /* 324 360 355 001(ae) 200 : LONG,PROT,FPU,SSE,X86_64 */
        {I_FXSAVE64, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57861, 369, 2413},
};

static const struct itemplate instrux_XGETBV[1] = {
    /*   0 : XGETBV void [          0f 01 d0                          ] NEHALEM */
        /* 355 002(01 d0) : NEHALEM */
        {I_XGETBV, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72454, 370, 2418},
};

static const struct itemplate instrux_XSETBV[1] = {
    /*   0 : XSETBV void [          0f 01 d1                          ] PRIV,NEHALEM */
        /* 355 002(01 d1) : PRIV,NEHALEM */
        {I_XSETBV, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72459, 371, 2419},
};

static const struct itemplate instrux_XSAVE[1] = {
    /*   0 : XSAVE mem [m:        np 0f ae /4                       ] NOAPX,NEHALEM */
        /* 360 355 001(ae) 204 : NOAPX,NEHALEM */
        {I_XSAVE, 1, {MEMORY|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57869, 372, 2420},
};

static const struct itemplate instrux_XSAVE64[1] = {
    /*   0 : XSAVE64 mem [m:        o64 np 0f ae /4                   ] NOAPX,LONG,PROT,X86_64,NEHALEM */
        /* 324 360 355 001(ae) 204 : NOAPX,LONG,PROT,NEHALEM */
        {I_XSAVE64, 1, {MEMORY|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57868, 373, 2421},
};

static const struct itemplate instrux_XSAVEC[1] = {
    /*   0 : XSAVEC mem [m:        np 0f c7 /4                       ] NOAPX,FUTURE */
        /* 360 355 001(c7) 204 : NOAPX,FUTURE */
        {I_XSAVEC, 1, {MEMORY|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57876, 282, 2422},
};

static const struct itemplate instrux_XSAVEC64[1] = {
    /*   0 : XSAVEC64 mem [m:        o64 np 0f c7 /4                   ] NOAPX,LONG,PROT,X86_64 */
        /* 324 360 355 001(c7) 204 : NOAPX,LONG,PROT,X86_64 */
        {I_XSAVEC64, 1, {MEMORY|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57875, 244, 2423},
};

static const struct itemplate instrux_XSAVEOPT[1] = {
    /*   0 : XSAVEOPT mem [m:        np 0f ae /6                       ] NOAPX,FUTURE */
        /* 360 355 001(ae) 206 : NOAPX,FUTURE */
        {I_XSAVEOPT, 1, {MEMORY|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57883, 282, 2424},
};

static const struct itemplate instrux_XSAVEOPT64[1] = {
    /*   0 : XSAVEOPT64 mem [m:        o64 np 0f ae /6                   ] NOAPX,LONG,PROT,X86_64 */
        /* 324 360 355 001(ae) 206 : NOAPX,LONG,PROT,X86_64 */
        {I_XSAVEOPT64, 1, {MEMORY|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57882, 244, 2425},
};

static const struct itemplate instrux_XSAVES[1] = {
    /*   0 : XSAVES mem [m:        np 0f c7 /5                       ] NOAPX,FUTURE */
        /* 360 355 001(c7) 205 : NOAPX,FUTURE */
        {I_XSAVES, 1, {MEMORY|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57890, 282, 2426},
};

static const struct itemplate instrux_XSAVES64[1] = {
    /*   0 : XSAVES64 mem [m:        o64 np 0f c7 /5                   ] NOAPX,LONG,PROT,X86_64 */
        /* 324 360 355 001(c7) 205 : NOAPX,LONG,PROT,X86_64 */
        {I_XSAVES64, 1, {MEMORY|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57889, 244, 2427},
};

static const struct itemplate instrux_XRSTOR[1] = {
    /*   0 : XRSTOR mem [m:        np 0f ae /5                       ] NOAPX,NEHALEM */
        /* 360 355 001(ae) 205 : NOAPX,NEHALEM */
        {I_XRSTOR, 1, {MEMORY|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57897, 372, 2428},
};

static const struct itemplate instrux_XRSTOR64[1] = {
    /*   0 : XRSTOR64 mem [m:        o64 np 0f ae /5                   ] NOAPX,LONG,PROT,X86_64,NEHALEM */
        /* 324 360 355 001(ae) 205 : NOAPX,LONG,PROT,NEHALEM */
        {I_XRSTOR64, 1, {MEMORY|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57896, 373, 2429},
};

static const struct itemplate instrux_XRSTORS[1] = {
    /*   0 : XRSTORS mem [m:        np 0f c7 /3                       ] NOAPX,FUTURE */
        /* 360 355 001(c7) 203 : NOAPX,FUTURE */
        {I_XRSTORS, 1, {MEMORY|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57904, 282, 2430},
};

static const struct itemplate instrux_XRSTORS64[1] = {
    /*   0 : XRSTORS64 mem [m:        o64 np 0f c7 /3                   ] NOAPX,LONG,PROT,X86_64 */
        /* 324 360 355 001(c7) 203 : NOAPX,LONG,PROT,X86_64 */
        {I_XRSTORS64, 1, {MEMORY|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57903, 244, 2431},
};

static const struct itemplate instrux_PREFETCHNTA[1] = {
    /*   0 : PREFETCHNTA mem8 [m:        0f 18 /0                          ] AR0,SB,KATMAI */
        /* 355 001(18) 200 : AR0,SB,KATMAI */
        {I_PREFETCHNTA, 1, {MEMORY|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70198, 374, 2436},
};

static const struct itemplate instrux_PREFETCHT0[1] = {
    /*   0 : PREFETCHT0 mem8 [m:        0f 18 /1                          ] AR0,SB,KATMAI */
        /* 355 001(18) 201 : AR0,SB,KATMAI */
        {I_PREFETCHT0, 1, {MEMORY|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70216, 374, 2437},
};

static const struct itemplate instrux_PREFETCHT1[1] = {
    /*   0 : PREFETCHT1 mem8 [m:        0f 18 /2                          ] AR0,SB,KATMAI */
        /* 355 001(18) 202 : AR0,SB,KATMAI */
        {I_PREFETCHT1, 1, {MEMORY|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70234, 374, 2438},
};

static const struct itemplate instrux_PREFETCHT2[1] = {
    /*   0 : PREFETCHT2 mem8 [m:        0f 18 /3                          ] AR0,SB,KATMAI */
        /* 355 001(18) 203 : AR0,SB,KATMAI */
        {I_PREFETCHT2, 1, {MEMORY|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70252, 374, 2439},
};

static const struct itemplate instrux_PREFETCHIT0[1] = {
    /*   0 : PREFETCHIT0 mem8 [m:        0f 18 /7                          ] AR0,SB,PREFETCHI,FUTURE */
        /* 355 001(18) 207 : AR0,SB,PREFETCHI,FUTURE */
        {I_PREFETCHIT0, 1, {MEMORY|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70324, 375, 2440},
};

static const struct itemplate instrux_PREFETCHIT1[1] = {
    /*   0 : PREFETCHIT1 mem8 [m:        0f 18 /6                          ] AR0,SB,PREFETCHI,FUTURE */
        /* 355 001(18) 206 : AR0,SB,PREFETCHI,FUTURE */
        {I_PREFETCHIT1, 1, {MEMORY|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70306, 375, 2441},
};

static const struct itemplate instrux_MASKMOVQ[1] = {
    /*   0 : MASKMOVQ mmxreg,mmxreg [rm:       np 0f f7 /r                       ] MMX,KATMAI */
        /* 360 355 001(f7) 110 : MMX,KATMAI */
        {I_MASKMOVQ, 2, {MMXREG,MMXREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68607, 377, 2445},
};

static const struct itemplate instrux_MOVNTQ[1] = {
    /*   0 : MOVNTQ mem,mmxreg [mr:       np 0f e7 /r                       ] AR0-1,SQ,MMX,KATMAI */
        /* 360 355 001(e7) 101 : AR0,AR1,SQ,MMX,KATMAI */
        {I_MOVNTQ, 2, {MEMORY,MMXREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68613, 378, 2446},
};

static const struct itemplate instrux_PAVGB[2] = {
    /*   0 : PAVGB mmxreg,mmxrm [rm:       np 0f e0 /r                       ] AR0-1,SQ,MMX,KATMAI */
        /* 360 355 001(e0) 110 : AR0,AR1,SQ,MMX,KATMAI */
        {I_PAVGB, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+68619, 378, 2447},
    /*   1 : PAVGB xmmreg,xmmrm [rm:       66 0f e0 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(e0) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PAVGB, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68823, 380, 2511},
};

static const struct itemplate instrux_PAVGW[2] = {
    /*   0 : PAVGW mmxreg,mmxrm [rm:       np 0f e3 /r                       ] AR0-1,SQ,MMX,KATMAI */
        /* 360 355 001(e3) 110 : AR0,AR1,SQ,MMX,KATMAI */
        {I_PAVGW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+68625, 378, 2448},
    /*   1 : PAVGW xmmreg,xmmrm [rm:       66 0f e3 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(e3) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PAVGW, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68829, 380, 2512},
};

static const struct itemplate instrux_PEXTRW[6] = {
    /*   0 : PEXTRW reg32,mmxreg,imm [rmi:      np 0f c5 /r ib,u                  ] AR2,SB,MMX,KATMAI */
        /* 360 355 001(c5) 110 026 : AR2,SB,MMX,KATMAI */
        {I_PEXTRW, 3, {REG_GPR|BITS32,MMXREG,IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+57910, 379, 2449},
    /*   1 : PEXTRW reg32,xmmreg,imm [rmi:      66 0f c5 /r ib,u                  ] AR2,SB,SSE2,WILLAMETTE */
        /* 361 355 001(c5) 110 026 : AR2,SB,SSE2,WILLAMETTE */
        {I_PEXTRW, 3, {REG_GPR|BITS32,XMMREG,IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+58001, 387, 2519},
    /*   2 : PEXTRW reg64,xmmreg,imm [rmi:      66 0f c5 /r ib,u                  ] ND,AR2,SB,LONG,PROT,SSE2,X86_64 */
        /* 361 355 001(c5) 110 026 : AR2,SB,LONG,PROT,SSE2,X86_64 */
        {I_PEXTRW, 3, {REG_GPR|BITS64,XMMREG,IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+58001, 388, 2520},
    /*   3 : PEXTRW reg32,xmmreg,imm8 [mri:      66 0f3a 15 /r ib,u                ] SSE41,FUTURE */
        /* 361 357 001(15) 101 026 : NOAPX,SSE41,FUTURE */
        {I_PEXTRW, 3, {REG_GPR|BITS32|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51708, 408, 2771},
    /*   4 : PEXTRW mem16,xmmreg,imm8 [mri:      66 0f3a 15 /r ib,u                ] SSE41,FUTURE */
        /* 361 357 001(15) 101 026 : NOAPX,SSE41,FUTURE */
        {I_PEXTRW, 3, {MEMORY|BITS16|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51708, 408, 2772},
    /*   5 : PEXTRW reg64,xmmreg,imm8 [mri:      o64 66 0f3a 15 /r ib,u            ] LONG,PROT,SSE41,X86_64 */
        /* 324 361 357 001(15) 101 026 : NOAPX,LONG,PROT,SSE41,X86_64 */
        {I_PEXTRW, 3, {REG_GPR|BITS64|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51707, 409, 2773},
};

static const struct itemplate instrux_PINSRW[8] = {
    /*   0 : PINSRW mmxreg,mem,imm [rmi:      np 0f c4 /r ib,u                  ] AR2,SB,MMX,KATMAI */
        /* 360 355 001(c4) 110 026 : AR2,SB,MMX,KATMAI */
        {I_PINSRW, 3, {MMXREG,MEMORY,IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+57917, 379, 2452},
    /*   1 : PINSRW mmxreg,rm16,imm [rmi:      np 0f c4 /r ib,u                  ] AR2,SB,MMX,KATMAI */
        /* 360 355 001(c4) 110 026 : AR2,SB,MMX,KATMAI */
        {I_PINSRW, 3, {MMXREG,RM_GPR|BITS16,IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+57917, 379, 2453},
    /*   2 : PINSRW mmxreg,reg32,imm [rmi:      np 0f c4 /r ib,u                  ] AR2,SB,MMX,KATMAI */
        /* 360 355 001(c4) 110 026 : AR2,SB,MMX,KATMAI */
        {I_PINSRW, 3, {MMXREG,REG_GPR|BITS32,IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+57917, 379, 2454},
    /*   3 : PINSRW xmmreg,reg16,imm [rmi:      66 0f c4 /r ib,u                  ] AR2,SB,SSE2,WILLAMETTE */
        /* 361 355 001(c4) 110 026 : AR2,SB,SSE2,WILLAMETTE */
        {I_PINSRW, 3, {XMMREG,REG_GPR|BITS16,IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+58008, 387, 2521},
    /*   4 : PINSRW xmmreg,reg32,imm [rmi:      66 0f c4 /r ib,u                  ] ND,AR2,SB,SSE2,WILLAMETTE */
        /* 361 355 001(c4) 110 026 : AR2,SB,SSE2,WILLAMETTE */
        {I_PINSRW, 3, {XMMREG,REG_GPR|BITS32,IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+58008, 387, 2522},
    /*   5 : PINSRW xmmreg,reg64,imm [rmi:      66 0f c4 /r ib,u                  ] ND,AR2,SB,LONG,PROT,SSE2,X86_64 */
        /* 361 355 001(c4) 110 026 : AR2,SB,LONG,PROT,SSE2,X86_64 */
        {I_PINSRW, 3, {XMMREG,REG_GPR|BITS64,IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+58008, 388, 2523},
    /*   6 : PINSRW xmmreg,mem,imm [rmi:      66 0f c4 /r ib,u                  ] AR2,SB,SSE2,WILLAMETTE */
        /* 361 355 001(c4) 110 026 : AR2,SB,SSE2,WILLAMETTE */
        {I_PINSRW, 3, {XMMREG,MEMORY,IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+58008, 387, 2524},
    /*   7 : PINSRW xmmreg,mem16,imm [rmi:      66 0f c4 /r ib,u                  ] AR2,SB,SSE2,WILLAMETTE */
        /* 361 355 001(c4) 110 026 : AR2,SB,SSE2,WILLAMETTE */
        {I_PINSRW, 3, {XMMREG,MEMORY|BITS16,IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+58008, 387, 2525},
};

static const struct itemplate instrux_PMAXSW[2] = {
    /*   0 : PMAXSW mmxreg,mmxrm [rm:       np 0f ee /r                       ] AR0-1,SQ,MMX,KATMAI */
        /* 360 355 001(ee) 110 : AR0,AR1,SQ,MMX,KATMAI */
        {I_PMAXSW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+68631, 378, 2455},
    /*   1 : PMAXSW xmmreg,xmmrm [rm:       66 0f ee /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(ee) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PMAXSW, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68877, 380, 2527},
};

static const struct itemplate instrux_PMAXUB[2] = {
    /*   0 : PMAXUB mmxreg,mmxrm [rm:       np 0f de /r                       ] AR0-1,SQ,MMX,KATMAI */
        /* 360 355 001(de) 110 : AR0,AR1,SQ,MMX,KATMAI */
        {I_PMAXUB, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+68637, 378, 2456},
    /*   1 : PMAXUB xmmreg,xmmrm [rm:       66 0f de /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(de) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PMAXUB, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68883, 380, 2528},
};

static const struct itemplate instrux_PMINSW[2] = {
    /*   0 : PMINSW mmxreg,mmxrm [rm:       np 0f ea /r                       ] AR0-1,SQ,MMX,KATMAI */
        /* 360 355 001(ea) 110 : AR0,AR1,SQ,MMX,KATMAI */
        {I_PMINSW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+68643, 378, 2457},
    /*   1 : PMINSW xmmreg,xmmrm [rm:       66 0f ea /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(ea) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PMINSW, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68889, 380, 2529},
};

static const struct itemplate instrux_PMINUB[2] = {
    /*   0 : PMINUB mmxreg,mmxrm [rm:       np 0f da /r                       ] AR0-1,SQ,MMX,KATMAI */
        /* 360 355 001(da) 110 : AR0,AR1,SQ,MMX,KATMAI */
        {I_PMINUB, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+68649, 378, 2458},
    /*   1 : PMINUB xmmreg,xmmrm [rm:       66 0f da /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(da) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PMINUB, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68895, 380, 2530},
};

static const struct itemplate instrux_PMOVMSKB[2] = {
    /*   0 : PMOVMSKB reg32,mmxreg [rm:       np 0f d7 /r                       ] MMX,KATMAI */
        /* 360 355 001(d7) 110 : MMX,KATMAI */
        {I_PMOVMSKB, 2, {REG_GPR|BITS32,MMXREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68655, 377, 2459},
    /*   1 : PMOVMSKB reg32,xmmreg [rm:       66 0f d7 /r                       ] SSE2,WILLAMETTE */
        /* 361 355 001(d7) 110 : SSE2,WILLAMETTE */
        {I_PMOVMSKB, 2, {REG_GPR|BITS32,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68901, 248, 2531},
};

static const struct itemplate instrux_PMULHUW[2] = {
    /*   0 : PMULHUW mmxreg,mmxrm [rm:       np 0f e4 /r                       ] AR0-1,SQ,MMX,KATMAI */
        /* 360 355 001(e4) 110 : AR0,AR1,SQ,MMX,KATMAI */
        {I_PMULHUW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+68661, 378, 2460},
    /*   1 : PMULHUW xmmreg,xmmrm [rm:       66 0f e4 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(e4) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PMULHUW, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68907, 380, 2532},
};

static const struct itemplate instrux_PSADBW[2] = {
    /*   0 : PSADBW mmxreg,mmxrm [rm:       np 0f f6 /r                       ] AR0-1,SQ,MMX,KATMAI */
        /* 360 355 001(f6) 110 : AR0,AR1,SQ,MMX,KATMAI */
        {I_PSADBW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+68667, 378, 2461},
    /*   1 : PSADBW xmmreg,xmmrm [rm:       66 0f f6 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(f6) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PSADBW, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68943, 380, 2538},
};

static const struct itemplate instrux_PSHUFW[1] = {
    /*   0 : PSHUFW mmxreg,mmxrm,imm [rmi:      np 0f 70 /r ib                    ] AR2,SB,MMX,KATMAI */
        /* 360 355 001(70) 110 022 : AR2,SB,MMX,KATMAI */
        {I_PSHUFW, 3, {MMXREG,RM_MMX,IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+57924, 379, 2462},
};

static const struct itemplate instrux_PF2IW[1] = {
    /*   0 : PF2IW mmxreg,mmxrm [rm:       0f 0f /r 1c                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(1c) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PF2IW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57931, 336, 2465},
};

static const struct itemplate instrux_PFNACC[1] = {
    /*   0 : PFNACC mmxreg,mmxrm [rm:       0f 0f /r 8a                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(8a) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PFNACC, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57938, 336, 2466},
};

static const struct itemplate instrux_PFPNACC[1] = {
    /*   0 : PFPNACC mmxreg,mmxrm [rm:       0f 0f /r 8e                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(8e) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PFPNACC, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57945, 336, 2467},
};

static const struct itemplate instrux_PI2FW[1] = {
    /*   0 : PI2FW mmxreg,mmxrm [rm:       0f 0f /r 0c                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(0c) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PI2FW, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57952, 336, 2468},
};

static const struct itemplate instrux_PSWAPD[1] = {
    /*   0 : PSWAPD mmxreg,mmxrm [rm:       0f 0f /r bb                       ] AR0-1,SQ,3DNOW,PENT */
        /* 355 001(0f) 110 001(bb) : AR0,AR1,SQ,3DNOW,PENT */
        {I_PSWAPD, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+57959, 336, 2469},
};

static const struct itemplate instrux_MASKMOVDQU[1] = {
    /*   0 : MASKMOVDQU xmmreg,xmmreg [rm:       66 0f f7 /r                       ] SSE2,WILLAMETTE */
        /* 361 355 001(f7) 110 : SSE2,WILLAMETTE */
        {I_MASKMOVDQU, 2, {XMMREG,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68673, 248, 2472},
};

static const struct itemplate instrux_MOVNTDQ[1] = {
    /*   0 : MOVNTDQ mem,xmmreg [mr:       66 0f e7 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(e7) 101 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_MOVNTDQ, 2, {MEMORY,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68679, 380, 2473},
};

static const struct itemplate instrux_MOVNTI[2] = {
    /*   0 : MOVNTI mem,reg32 [mr:       np 0f c3 /r                       ] AR0-1,SD,WILLAMETTE */
        /* 360 355 001(c3) 101 : AR0,AR1,SD,WILLAMETTE */
        {I_MOVNTI, 2, {MEMORY,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+57967, 381, 2474},
    /*   1 : MOVNTI mem,reg64 [mr:       o64 np 0f c3 /r                   ] AR0-1,SQ,LONG,PROT,X86_64 */
        /* 324 360 355 001(c3) 101 : AR0,AR1,SQ,LONG,PROT,X86_64 */
        {I_MOVNTI, 2, {MEMORY,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+57966, 382, 2475},
};

static const struct itemplate instrux_MOVNTPD[1] = {
    /*   0 : MOVNTPD mem,xmmreg [mr:       66 0f 2b /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(2b) 101 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_MOVNTPD, 2, {MEMORY,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68685, 380, 2476},
};

static const struct itemplate instrux_MOVDQA[2] = {
    /*   0 : MOVDQA xmmreg,xmmrm128 [rm:       66 0f 6f /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(6f) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_MOVDQA, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+68691, 380, 2485},
    /*   1 : MOVDQA xmmrm128,xmmreg [mr:       66 0f 7f /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(7f) 101 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_MOVDQA, 2, {RM_XMM|BITS128,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68697, 380, 2486},
};

static const struct itemplate instrux_MOVDQU[2] = {
    /*   0 : MOVDQU xmmreg,xmmrm128 [rm:       f3 0f 6f /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 333 355 001(6f) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_MOVDQU, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+68703, 380, 2487},
    /*   1 : MOVDQU xmmrm128,xmmreg [mr:       f3 0f 7f /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 333 355 001(7f) 101 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_MOVDQU, 2, {RM_XMM|BITS128,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68709, 380, 2488},
};

static const struct itemplate instrux_MOVDQ2Q[1] = {
    /*   0 : MOVDQ2Q mmxreg,xmmreg [rm:       f2 0f d6 /r                       ] SSE2,WILLAMETTE */
        /* 332 355 001(d6) 110 : SSE2,WILLAMETTE */
        {I_MOVDQ2Q, 2, {MMXREG,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68715, 248, 2489},
};

static const struct itemplate instrux_MOVQ2DQ[1] = {
    /*   0 : MOVQ2DQ xmmreg,mmxreg [rm:       f3 0f d6 /r                       ] SSE2,WILLAMETTE */
        /* 333 355 001(d6) 110 : SSE2,WILLAMETTE */
        {I_MOVQ2DQ, 2, {XMMREG,MMXREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+68733, 248, 2496},
};

static const struct itemplate instrux_PADDQ[2] = {
    /*   0 : PADDQ mmxreg,mmxrm [rm:       np 0f d4 /r                       ] AR0-1,SQ,MMX,WILLAMETTE */
        /* 360 355 001(d4) 110 : AR0,AR1,SQ,MMX,WILLAMETTE */
        {I_PADDQ, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+68775, 386, 2503},
    /*   1 : PADDQ xmmreg,xmmrm [rm:       66 0f d4 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(d4) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PADDQ, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68781, 380, 2504},
};

static const struct itemplate instrux_PMULUDQ[2] = {
    /*   0 : PMULUDQ mmxreg,mmxrm [rm:       np 0f f4 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 360 355 001(f4) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PMULUDQ, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+68925, 380, 2535},
    /*   1 : PMULUDQ xmmreg,xmmrm [rm:       66 0f f4 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(f4) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PMULUDQ, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+68931, 380, 2536},
};

static const struct itemplate instrux_PSHUFD[2] = {
    /*   0 : PSHUFD xmmreg,xmmreg,imm [rmi:      66 0f 70 /r ib                    ] AR2,SB,SSE2,WILLAMETTE */
        /* 361 355 001(70) 110 022 : AR2,SB,SSE2,WILLAMETTE */
        {I_PSHUFD, 3, {XMMREG,XMMREG,IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+58015, 387, 2539},
    /*   1 : PSHUFD xmmreg,mem,imm [rmi:      66 0f 70 /r ib                    ] AR2,SB,SSE2,WILLAMETTE */
        /* 361 355 001(70) 110 022 : AR2,SB,SSE2,WILLAMETTE */
        {I_PSHUFD, 3, {XMMREG,MEMORY,IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+58015, 387, 2540},
};

static const struct itemplate instrux_PSHUFHW[2] = {
    /*   0 : PSHUFHW xmmreg,xmmreg,imm [rmi:      f3 0f 70 /r ib                    ] AR2,SB,SSE2,WILLAMETTE */
        /* 333 355 001(70) 110 022 : AR2,SB,SSE2,WILLAMETTE */
        {I_PSHUFHW, 3, {XMMREG,XMMREG,IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+58022, 387, 2541},
    /*   1 : PSHUFHW xmmreg,mem,imm [rmi:      f3 0f 70 /r ib                    ] AR2,SB,SSE2,WILLAMETTE */
        /* 333 355 001(70) 110 022 : AR2,SB,SSE2,WILLAMETTE */
        {I_PSHUFHW, 3, {XMMREG,MEMORY,IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+58022, 387, 2542},
};

static const struct itemplate instrux_PSHUFLW[2] = {
    /*   0 : PSHUFLW xmmreg,xmmreg,imm [rmi:      f2 0f 70 /r ib                    ] AR2,SB,SSE2,WILLAMETTE */
        /* 332 355 001(70) 110 022 : AR2,SB,SSE2,WILLAMETTE */
        {I_PSHUFLW, 3, {XMMREG,XMMREG,IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+58029, 387, 2543},
    /*   1 : PSHUFLW xmmreg,mem,imm [rmi:      f2 0f 70 /r ib                    ] AR2,SB,SSE2,WILLAMETTE */
        /* 332 355 001(70) 110 022 : AR2,SB,SSE2,WILLAMETTE */
        {I_PSHUFLW, 3, {XMMREG,MEMORY,IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+58029, 387, 2544},
};

static const struct itemplate instrux_PSLLDQ[1] = {
    /*   0 : PSLLDQ xmmreg,imm [mi:       66 0f 73 /7 ib,u                  ] AR1,SB,SSE2,WILLAMETTE */
        /* 361 355 001(73) 207 025 : AR1,SB,SSE2,WILLAMETTE */
        {I_PSLLDQ, 2, {XMMREG,IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+58036, 389, 2545},
};

static const struct itemplate instrux_PSRLDQ[1] = {
    /*   0 : PSRLDQ xmmreg,imm [mi:       66 0f 73 /3 ib,u                  ] AR1,SB,SSE2,WILLAMETTE */
        /* 361 355 001(73) 203 025 : AR1,SB,SSE2,WILLAMETTE */
        {I_PSRLDQ, 2, {XMMREG,IMM_NORMAL,0,0,0}, NO_DECORATOR, nasm_bytecodes+58078, 389, 2556},
};

static const struct itemplate instrux_PSUBQ[2] = {
    /*   0 : PSUBQ mmxreg,mmxrm [rm:       np 0f fb /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 360 355 001(fb) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PSUBQ, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+69015, 380, 2566},
    /*   1 : PSUBQ xmmreg,xmmrm [rm:       66 0f fb /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(fb) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PSUBQ, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69021, 380, 2567},
};

static const struct itemplate instrux_PUNPCKHQDQ[1] = {
    /*   0 : PUNPCKHQDQ xmmreg,xmmrm [rm:       66 0f 6d /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(6d) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PUNPCKHQDQ, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69069, 380, 2575},
};

static const struct itemplate instrux_PUNPCKLQDQ[1] = {
    /*   0 : PUNPCKLQDQ xmmreg,xmmrm [rm:       66 0f 6c /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(6c) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_PUNPCKLQDQ, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69093, 380, 2579},
};

static const struct itemplate instrux_ADDPD[1] = {
    /*   0 : ADDPD xmmreg,xmmrm [rm:       66 0f 58 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(58) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_ADDPD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69105, 380, 2583},
};

static const struct itemplate instrux_ADDSD[1] = {
    /*   0 : ADDSD xmmreg,xmmrm [rm:       f2 0f 58 /r                       ] AR0-1,SQ,SSE2,WILLAMETTE */
        /* 332 355 001(58) 110 : AR0,AR1,SQ,SSE2,WILLAMETTE */
        {I_ADDSD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69111, 384, 2584},
};

static const struct itemplate instrux_ANDNPD[1] = {
    /*   0 : ANDNPD xmmreg,xmmrm [rm:       66 0f 55 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(55) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_ANDNPD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69117, 380, 2585},
};

static const struct itemplate instrux_ANDPD[1] = {
    /*   0 : ANDPD xmmreg,xmmrm [rm:       66 0f 54 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(54) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_ANDPD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69123, 380, 2586},
};

static const struct itemplate instrux_CMPEQPD[1] = {
    /*   0 : CMPEQPD xmmreg,xmmrm [rm:       66 0f c2 /r 00                    ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(c2) 110 001(00) : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_CMPEQPD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+51531, 380, 2587},
};

static const struct itemplate instrux_CMPEQSD[1] = {
    /*   0 : CMPEQSD xmmreg,xmmrm [rm:       f2 0f c2 /r 00                    ] AR0-1,SQ,SSE2,WILLAMETTE */
        /* 332 355 001(c2) 110 001(00) : AR0,AR1,SQ,SSE2,WILLAMETTE */
        {I_CMPEQSD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+51539, 384, 2588},
};

static const struct itemplate instrux_CMPLEPD[1] = {
    /*   0 : CMPLEPD xmmreg,xmmrm [rm:       66 0f c2 /r 02                    ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(c2) 110 001(02) : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_CMPLEPD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+51547, 380, 2589},
};

static const struct itemplate instrux_CMPLESD[1] = {
    /*   0 : CMPLESD xmmreg,xmmrm [rm:       f2 0f c2 /r 02                    ] AR0-1,SQ,SSE2,WILLAMETTE */
        /* 332 355 001(c2) 110 001(02) : AR0,AR1,SQ,SSE2,WILLAMETTE */
        {I_CMPLESD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+51555, 384, 2590},
};

static const struct itemplate instrux_CMPLTPD[1] = {
    /*   0 : CMPLTPD xmmreg,xmmrm [rm:       66 0f c2 /r 01                    ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(c2) 110 001(01) : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_CMPLTPD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+51563, 380, 2591},
};

static const struct itemplate instrux_CMPLTSD[1] = {
    /*   0 : CMPLTSD xmmreg,xmmrm [rm:       f2 0f c2 /r 01                    ] AR0-1,SQ,SSE2,WILLAMETTE */
        /* 332 355 001(c2) 110 001(01) : AR0,AR1,SQ,SSE2,WILLAMETTE */
        {I_CMPLTSD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+51571, 384, 2592},
};

static const struct itemplate instrux_CMPNEQPD[1] = {
    /*   0 : CMPNEQPD xmmreg,xmmrm [rm:       66 0f c2 /r 04                    ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(c2) 110 001(04) : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_CMPNEQPD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+51579, 380, 2593},
};

static const struct itemplate instrux_CMPNEQSD[1] = {
    /*   0 : CMPNEQSD xmmreg,xmmrm [rm:       f2 0f c2 /r 04                    ] AR0-1,SQ,SSE2,WILLAMETTE */
        /* 332 355 001(c2) 110 001(04) : AR0,AR1,SQ,SSE2,WILLAMETTE */
        {I_CMPNEQSD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+51587, 384, 2594},
};

static const struct itemplate instrux_CMPNLEPD[1] = {
    /*   0 : CMPNLEPD xmmreg,xmmrm [rm:       66 0f c2 /r 06                    ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(c2) 110 001(06) : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_CMPNLEPD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+51595, 380, 2595},
};

static const struct itemplate instrux_CMPNLESD[1] = {
    /*   0 : CMPNLESD xmmreg,xmmrm [rm:       f2 0f c2 /r 06                    ] AR0-1,SQ,SSE2,WILLAMETTE */
        /* 332 355 001(c2) 110 001(06) : AR0,AR1,SQ,SSE2,WILLAMETTE */
        {I_CMPNLESD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+51603, 384, 2596},
};

static const struct itemplate instrux_CMPNLTPD[1] = {
    /*   0 : CMPNLTPD xmmreg,xmmrm [rm:       66 0f c2 /r 05                    ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(c2) 110 001(05) : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_CMPNLTPD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+51611, 380, 2597},
};

static const struct itemplate instrux_CMPNLTSD[1] = {
    /*   0 : CMPNLTSD xmmreg,xmmrm [rm:       f2 0f c2 /r 05                    ] AR0-1,SQ,SSE2,WILLAMETTE */
        /* 332 355 001(c2) 110 001(05) : AR0,AR1,SQ,SSE2,WILLAMETTE */
        {I_CMPNLTSD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+51619, 384, 2598},
};

static const struct itemplate instrux_CMPORDPD[1] = {
    /*   0 : CMPORDPD xmmreg,xmmrm [rm:       66 0f c2 /r 07                    ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(c2) 110 001(07) : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_CMPORDPD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+51627, 380, 2599},
};

static const struct itemplate instrux_CMPORDSD[1] = {
    /*   0 : CMPORDSD xmmreg,xmmrm [rm:       f2 0f c2 /r 07                    ] AR0-1,SQ,SSE2,WILLAMETTE */
        /* 332 355 001(c2) 110 001(07) : AR0,AR1,SQ,SSE2,WILLAMETTE */
        {I_CMPORDSD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+51635, 384, 2600},
};

static const struct itemplate instrux_CMPUNORDPD[1] = {
    /*   0 : CMPUNORDPD xmmreg,xmmrm [rm:       66 0f c2 /r 03                    ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(c2) 110 001(03) : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_CMPUNORDPD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+51643, 380, 2601},
};

static const struct itemplate instrux_CMPUNORDSD[1] = {
    /*   0 : CMPUNORDSD xmmreg,xmmrm [rm:       f2 0f c2 /r 03                    ] AR0-1,SQ,SSE2,WILLAMETTE */
        /* 332 355 001(c2) 110 001(03) : AR0,AR1,SQ,SSE2,WILLAMETTE */
        {I_CMPUNORDSD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+51651, 384, 2602},
};

static const struct itemplate instrux_CMPPD[1] = {
    /*   0 : CMPPD xmmreg,xmmrm128,imm8 [rmi:      66 0f c2 /r ib,u                  ] SSE2,WILLAMETTE */
        /* 361 355 001(c2) 110 026 : SSE2,WILLAMETTE */
        {I_CMPPD, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+58106, 248, 2605},
};

static const struct itemplate instrux_COMISD[1] = {
    /*   0 : COMISD xmmreg,xmmrm64 [rm:       66 0f 2f /r                       ] FL,SSE2,WILLAMETTE */
        /* 361 355 001(2f) 110 : FL,SSE2,WILLAMETTE */
        {I_COMISD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+69129, 390, 2607},
};

static const struct itemplate instrux_CVTDQ2PD[1] = {
    /*   0 : CVTDQ2PD xmmreg,xmmrm [rm:       f3 0f e6 /r                       ] AR0-1,SQ,SSE2,WILLAMETTE */
        /* 333 355 001(e6) 110 : AR0,AR1,SQ,SSE2,WILLAMETTE */
        {I_CVTDQ2PD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69135, 384, 2608},
};

static const struct itemplate instrux_CVTDQ2PS[1] = {
    /*   0 : CVTDQ2PS xmmreg,xmmrm [rm:       np 0f 5b /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 360 355 001(5b) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_CVTDQ2PS, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69141, 380, 2609},
};

static const struct itemplate instrux_CVTPD2DQ[1] = {
    /*   0 : CVTPD2DQ xmmreg,xmmrm [rm:       f2 0f e6 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 332 355 001(e6) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_CVTPD2DQ, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69147, 380, 2610},
};

static const struct itemplate instrux_CVTPD2PI[1] = {
    /*   0 : CVTPD2PI mmxreg,xmmrm [rm:       66 0f 2d /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(2d) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_CVTPD2PI, 2, {MMXREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69153, 380, 2611},
};

static const struct itemplate instrux_CVTPD2PS[1] = {
    /*   0 : CVTPD2PS xmmreg,xmmrm [rm:       66 0f 5a /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(5a) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_CVTPD2PS, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69159, 380, 2612},
};

static const struct itemplate instrux_CVTPI2PD[1] = {
    /*   0 : CVTPI2PD xmmreg,mmxrm [rm:       66 0f 2a /r                       ] AR0-1,SQ,SSE2,WILLAMETTE */
        /* 361 355 001(2a) 110 : AR0,AR1,SQ,SSE2,WILLAMETTE */
        {I_CVTPI2PD, 2, {XMMREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+69165, 384, 2613},
};

static const struct itemplate instrux_CVTPS2DQ[1] = {
    /*   0 : CVTPS2DQ xmmreg,xmmrm [rm:       66 0f 5b /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(5b) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_CVTPS2DQ, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69171, 380, 2614},
};

static const struct itemplate instrux_CVTPS2PD[1] = {
    /*   0 : CVTPS2PD xmmreg,xmmrm [rm:       np 0f 5a /r                       ] AR0-1,SQ,SSE2,WILLAMETTE */
        /* 360 355 001(5a) 110 : AR0,AR1,SQ,SSE2,WILLAMETTE */
        {I_CVTPS2PD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69177, 384, 2615},
};

static const struct itemplate instrux_CVTSD2SI[2] = {
    /*   0 : CVTSD2SI reg32,xmmrm64 [rm:       norexw f2 0f 2d /r                ] SSE2,WILLAMETTE */
        /* 317 332 355 001(2d) 110 : SSE2,WILLAMETTE */
        {I_CVTSD2SI, 2, {REG_GPR|BITS32,RM_XMM|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+58120, 248, 2616},
    /*   1 : CVTSD2SI reg64,xmmrm64 [rm:       o64 f2 0f 2d /r                   ] LONG,PROT,SSE2,X86_64 */
        /* 324 332 355 001(2d) 110 : LONG,PROT,SSE2,X86_64 */
        {I_CVTSD2SI, 2, {REG_GPR|BITS64,RM_XMM|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+58127, 385, 2617},
};

static const struct itemplate instrux_CVTSD2SS[1] = {
    /*   0 : CVTSD2SS xmmreg,xmmrm64 [rm:       f2 0f 5a /r                       ] AR0-1,SQ,SSE2,WILLAMETTE */
        /* 332 355 001(5a) 110 : AR0,AR1,SQ,SSE2,WILLAMETTE */
        {I_CVTSD2SS, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+69183, 384, 2618},
};

static const struct itemplate instrux_CVTSI2SD[2] = {
    /*   0 : CVTSI2SD xmmreg,rm32 [rm:       norexw f2 0f 2a /r                ] SSE2,WILLAMETTE */
        /* 317 332 355 001(2a) 110 : SSE2,WILLAMETTE */
        {I_CVTSI2SD, 2, {XMMREG,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+58134, 248, 2619},
    /*   1 : CVTSI2SD xmmreg,rm64 [rm:       o64 f2 0f 2a /r                   ] AR1,SX,LONG,PROT,SSE2,X86_64 */
        /* 324 332 355 001(2a) 110 : AR1,SX,LONG,PROT,SSE2,X86_64 */
        {I_CVTSI2SD, 2, {XMMREG,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+58141, 391, 2620},
};

static const struct itemplate instrux_CVTSS2SD[1] = {
    /*   0 : CVTSS2SD xmmreg,xmmrm [rm:       f3 0f 5a /r                       ] AR0-1,SD,SSE2,WILLAMETTE */
        /* 333 355 001(5a) 110 : AR0,AR1,SD,SSE2,WILLAMETTE */
        {I_CVTSS2SD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69189, 383, 2621},
};

static const struct itemplate instrux_CVTTPD2PI[1] = {
    /*   0 : CVTTPD2PI mmxreg,xmmrm [rm:       66 0f 2c /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(2c) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_CVTTPD2PI, 2, {MMXREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69195, 380, 2622},
};

static const struct itemplate instrux_CVTTPD2DQ[1] = {
    /*   0 : CVTTPD2DQ xmmreg,xmmrm [rm:       66 0f e6 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(e6) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_CVTTPD2DQ, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69201, 380, 2623},
};

static const struct itemplate instrux_CVTTPS2DQ[1] = {
    /*   0 : CVTTPS2DQ xmmreg,xmmrm [rm:       f3 0f 5b /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 333 355 001(5b) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_CVTTPS2DQ, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69207, 380, 2624},
};

static const struct itemplate instrux_CVTTSD2SI[2] = {
    /*   0 : CVTTSD2SI reg32,xmmrm64 [rm:       norexw f2 0f 2c /r                ] SSE2,WILLAMETTE */
        /* 317 332 355 001(2c) 110 : SSE2,WILLAMETTE */
        {I_CVTTSD2SI, 2, {REG_GPR|BITS32,RM_XMM|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+58148, 248, 2625},
    /*   1 : CVTTSD2SI reg64,xmmrm64 [rm:       o64 f2 0f 2c /r                   ] LONG,PROT,SSE2,X86_64 */
        /* 324 332 355 001(2c) 110 : LONG,PROT,SSE2,X86_64 */
        {I_CVTTSD2SI, 2, {REG_GPR|BITS64,RM_XMM|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+58155, 385, 2626},
};

static const struct itemplate instrux_DIVPD[1] = {
    /*   0 : DIVPD xmmreg,xmmrm [rm:       66 0f 5e /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(5e) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_DIVPD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69213, 380, 2627},
};

static const struct itemplate instrux_DIVSD[1] = {
    /*   0 : DIVSD xmmreg,xmmrm [rm:       f2 0f 5e /r                       ] AR0-1,SQ,SSE2,WILLAMETTE */
        /* 332 355 001(5e) 110 : AR0,AR1,SQ,SSE2,WILLAMETTE */
        {I_DIVSD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69219, 384, 2628},
};

static const struct itemplate instrux_MAXPD[1] = {
    /*   0 : MAXPD xmmreg,xmmrm [rm:       66 0f 5f /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(5f) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_MAXPD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69225, 380, 2629},
};

static const struct itemplate instrux_MAXSD[1] = {
    /*   0 : MAXSD xmmreg,xmmrm [rm:       f2 0f 5f /r                       ] AR0-1,SQ,SSE2,WILLAMETTE */
        /* 332 355 001(5f) 110 : AR0,AR1,SQ,SSE2,WILLAMETTE */
        {I_MAXSD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69231, 384, 2630},
};

static const struct itemplate instrux_MINPD[1] = {
    /*   0 : MINPD xmmreg,xmmrm [rm:       66 0f 5d /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(5d) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_MINPD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69237, 380, 2631},
};

static const struct itemplate instrux_MINSD[1] = {
    /*   0 : MINSD xmmreg,xmmrm [rm:       f2 0f 5d /r                       ] AR0-1,SQ,SSE2,WILLAMETTE */
        /* 332 355 001(5d) 110 : AR0,AR1,SQ,SSE2,WILLAMETTE */
        {I_MINSD, 2, {XMMREG,RM_XMM,0,0,0}, NO_DECORATOR, nasm_bytecodes+69243, 384, 2632},
};

static const struct itemplate instrux_MOVAPD[2] = {
    /*   0 : MOVAPD xmmreg,xmmrm128 [rm:       66 0f 28 /r                       ] SSE2,WILLAMETTE */
        /* 361 355 001(28) 110 : SSE2,WILLAMETTE */
        {I_MOVAPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+69249, 248, 2633},
    /*   1 : MOVAPD xmmrm128,xmmreg [mr:       66 0f 29 /r                       ] SSE2,WILLAMETTE */
        /* 361 355 001(29) 101 : SSE2,WILLAMETTE */
        {I_MOVAPD, 2, {RM_XMM|BITS128,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+69255, 248, 2634},
};

static const struct itemplate instrux_MOVHPD[2] = {
    /*   0 : MOVHPD mem64,xmmreg [mr:       66 0f 17 /r                       ] SSE2,WILLAMETTE */
        /* 361 355 001(17) 101 : SSE2,WILLAMETTE */
        {I_MOVHPD, 2, {MEMORY|BITS64,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+69261, 248, 2635},
    /*   1 : MOVHPD xmmreg,mem64 [rm:       66 0f 16 /r                       ] SSE2,WILLAMETTE */
        /* 361 355 001(16) 110 : SSE2,WILLAMETTE */
        {I_MOVHPD, 2, {XMMREG,MEMORY|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+69267, 248, 2636},
};

static const struct itemplate instrux_MOVLPD[2] = {
    /*   0 : MOVLPD mem64,xmmreg [mr:       66 0f 13 /r                       ] SSE2,WILLAMETTE */
        /* 361 355 001(13) 101 : SSE2,WILLAMETTE */
        {I_MOVLPD, 2, {MEMORY|BITS64,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+69273, 248, 2637},
    /*   1 : MOVLPD xmmreg,mem64 [rm:       66 0f 12 /r                       ] SSE2,WILLAMETTE */
        /* 361 355 001(12) 110 : SSE2,WILLAMETTE */
        {I_MOVLPD, 2, {XMMREG,MEMORY|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+69279, 248, 2638},
};

static const struct itemplate instrux_MOVMSKPD[2] = {
    /*   0 : MOVMSKPD reg32,xmmreg [rm:       66 0f 50 /r                       ] SSE2,WILLAMETTE */
        /* 361 355 001(50) 110 : SSE2,WILLAMETTE */
        {I_MOVMSKPD, 2, {REG_GPR|BITS32,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+69285, 248, 2639},
    /*   1 : MOVMSKPD reg64,xmmreg [rm:       66 o64 0f 50 /r                   ] LONG,PROT,SSE2,X86_64 */
        /* 361 324 355 001(50) 110 : LONG,PROT,SSE2,X86_64 */
        {I_MOVMSKPD, 2, {REG_GPR|BITS64,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+58162, 385, 2640},
};

static const struct itemplate instrux_MOVUPD[2] = {
    /*   0 : MOVUPD xmmreg,xmmrm128 [rm:       66 0f 10 /r                       ] SSE2,WILLAMETTE */
        /* 361 355 001(10) 110 : SSE2,WILLAMETTE */
        {I_MOVUPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+69303, 248, 2643},
    /*   1 : MOVUPD xmmrm128,xmmreg [mr:       66 0f 11 /r                       ] SSE2,WILLAMETTE */
        /* 361 355 001(11) 101 : SSE2,WILLAMETTE */
        {I_MOVUPD, 2, {RM_XMM|BITS128,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+69309, 248, 2644},
};

static const struct itemplate instrux_MULPD[1] = {
    /*   0 : MULPD xmmreg,xmmrm128 [rm:       66 0f 59 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(59) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_MULPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+69315, 380, 2645},
};

static const struct itemplate instrux_MULSD[1] = {
    /*   0 : MULSD xmmreg,xmmrm64 [rm:       f2 0f 59 /r                       ] AR0-1,SQ,SSE2,WILLAMETTE */
        /* 332 355 001(59) 110 : AR0,AR1,SQ,SSE2,WILLAMETTE */
        {I_MULSD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+69321, 384, 2646},
};

static const struct itemplate instrux_ORPD[1] = {
    /*   0 : ORPD xmmreg,xmmrm128 [rm:       66 0f 56 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(56) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_ORPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+69327, 380, 2647},
};

static const struct itemplate instrux_SHUFPD[1] = {
    /*   0 : SHUFPD xmmreg,xmmrm128,imm8 [rmi:      66 0f c6 /r ib,u                  ] SSE2,WILLAMETTE */
        /* 361 355 001(c6) 110 026 : SSE2,WILLAMETTE */
        {I_SHUFPD, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+58169, 248, 2648},
};

static const struct itemplate instrux_SQRTPD[1] = {
    /*   0 : SQRTPD xmmreg,xmmrm128 [rm:       66 0f 51 /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(51) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_SQRTPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+69333, 380, 2649},
};

static const struct itemplate instrux_SQRTSD[1] = {
    /*   0 : SQRTSD xmmreg,xmmrm64 [rm:       f2 0f 51 /r                       ] SSE2,WILLAMETTE */
        /* 332 355 001(51) 110 : SSE2,WILLAMETTE */
        {I_SQRTSD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+69339, 248, 2650},
};

static const struct itemplate instrux_SUBPD[1] = {
    /*   0 : SUBPD xmmreg,xmmrm128 [rm:       66 0f 5c /r                       ] AR0-1,SO,SSE2,WILLAMETTE */
        /* 361 355 001(5c) 110 : AR0,AR1,SO,SSE2,WILLAMETTE */
        {I_SUBPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+69345, 380, 2651},
};

static const struct itemplate instrux_SUBSD[1] = {
    /*   0 : SUBSD xmmreg,xmmrm64 [rm:       f2 0f 5c /r                       ] SSE2,WILLAMETTE */
        /* 332 355 001(5c) 110 : SSE2,WILLAMETTE */
        {I_SUBSD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+69351, 248, 2652},
};

static const struct itemplate instrux_UCOMISD[1] = {
    /*   0 : UCOMISD xmmreg,xmmrm64 [rm:       66 0f 2e /r                       ] FL,SSE2,WILLAMETTE */
        /* 361 355 001(2e) 110 : FL,SSE2,WILLAMETTE */
        {I_UCOMISD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+69357, 390, 2653},
};

static const struct itemplate instrux_UNPCKHPD[1] = {
    /*   0 : UNPCKHPD xmmreg,xmmrm128 [rm:       66 0f 15 /r                       ] SSE2,WILLAMETTE */
        /* 361 355 001(15) 110 : SSE2,WILLAMETTE */
        {I_UNPCKHPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+69363, 248, 2654},
};

static const struct itemplate instrux_UNPCKLPD[1] = {
    /*   0 : UNPCKLPD xmmreg,xmmrm128 [rm:       66 0f 14 /r                       ] SSE2,WILLAMETTE */
        /* 361 355 001(14) 110 : SSE2,WILLAMETTE */
        {I_UNPCKLPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+69369, 248, 2655},
};

static const struct itemplate instrux_XORPD[1] = {
    /*   0 : XORPD xmmreg,xmmrm128 [rm:       66 0f 57 /r                       ] SSE2,WILLAMETTE */
        /* 361 355 001(57) 110 : SSE2,WILLAMETTE */
        {I_XORPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+69375, 248, 2656},
};

static const struct itemplate instrux_ADDSUBPD[1] = {
    /*   0 : ADDSUBPD xmmreg,xmmrm128 [rm:       66 0f d0 /r                       ] AR0-1,SO,SSE3,PRESCOTT */
        /* 361 355 001(d0) 110 : AR0,AR1,SO,SSE3,PRESCOTT */
        {I_ADDSUBPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+69381, 392, 2659},
};

static const struct itemplate instrux_ADDSUBPS[1] = {
    /*   0 : ADDSUBPS xmmreg,xmmrm128 [rm:       f2 0f d0 /r                       ] AR0-1,SO,SSE3,PRESCOTT */
        /* 332 355 001(d0) 110 : AR0,AR1,SO,SSE3,PRESCOTT */
        {I_ADDSUBPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+69387, 392, 2660},
};

static const struct itemplate instrux_HADDPD[1] = {
    /*   0 : HADDPD xmmreg,xmmrm128 [rm:       66 0f 7c /r                       ] AR0-1,SO,SSE3,PRESCOTT */
        /* 361 355 001(7c) 110 : AR0,AR1,SO,SSE3,PRESCOTT */
        {I_HADDPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+69393, 392, 2661},
};

static const struct itemplate instrux_HADDPS[1] = {
    /*   0 : HADDPS xmmreg,xmmrm128 [rm:       f2 0f 7c /r                       ] AR0-1,SO,SSE3,PRESCOTT */
        /* 332 355 001(7c) 110 : AR0,AR1,SO,SSE3,PRESCOTT */
        {I_HADDPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+69399, 392, 2662},
};

static const struct itemplate instrux_HSUBPD[1] = {
    /*   0 : HSUBPD xmmreg,xmmrm128 [rm:       66 0f 7d /r                       ] AR0-1,SO,SSE3,PRESCOTT */
        /* 361 355 001(7d) 110 : AR0,AR1,SO,SSE3,PRESCOTT */
        {I_HSUBPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+69405, 392, 2663},
};

static const struct itemplate instrux_HSUBPS[1] = {
    /*   0 : HSUBPS xmmreg,xmmrm128 [rm:       f2 0f 7d /r                       ] AR0-1,SO,SSE3,PRESCOTT */
        /* 332 355 001(7d) 110 : AR0,AR1,SO,SSE3,PRESCOTT */
        {I_HSUBPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+69411, 392, 2664},
};

static const struct itemplate instrux_LDDQU[1] = {
    /*   0 : LDDQU xmmreg,mem128 [rm:       f2 0f f0 /r                       ] AR0-1,SO,SSE3,PRESCOTT */
        /* 332 355 001(f0) 110 : AR0,AR1,SO,SSE3,PRESCOTT */
        {I_LDDQU, 2, {XMMREG,MEMORY|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+69417, 392, 2665},
};

static const struct itemplate instrux_MOVDDUP[1] = {
    /*   0 : MOVDDUP xmmreg,xmmrm64 [rm:       f2 0f 12 /r                       ] AR0-1,SQ,SSE3,PRESCOTT */
        /* 332 355 001(12) 110 : AR0,AR1,SQ,SSE3,PRESCOTT */
        {I_MOVDDUP, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+69423, 393, 2666},
};

static const struct itemplate instrux_MOVSHDUP[1] = {
    /*   0 : MOVSHDUP xmmreg,xmmrm128 [rm:       f3 0f 16 /r                       ] SSE3,PRESCOTT */
        /* 333 355 001(16) 110 : SSE3,PRESCOTT */
        {I_MOVSHDUP, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+69429, 394, 2667},
};

static const struct itemplate instrux_MOVSLDUP[1] = {
    /*   0 : MOVSLDUP xmmreg,xmmrm128 [rm:       f3 0f 12 /r                       ] SSE3,PRESCOTT */
        /* 333 355 001(12) 110 : SSE3,PRESCOTT */
        {I_MOVSLDUP, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+69435, 394, 2668},
};

static const struct itemplate instrux_CLGI[1] = {
    /*   0 : CLGI void [          0f 01 dd                          ] VMX,FUTURE,AMD */
        /* 355 002(01 dd) : VMX,FUTURE,AMD */
        {I_CLGI, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72464, 395, 2671},
};

static const struct itemplate instrux_STGI[1] = {
    /*   0 : STGI void [          0f 01 dc                          ] VMX,FUTURE,AMD */
        /* 355 002(01 dc) : VMX,FUTURE,AMD */
        {I_STGI, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72469, 395, 2672},
};

static const struct itemplate instrux_VMCALL[1] = {
    /*   0 : VMCALL void [          0f 01 c1                          ] VMX,FUTURE */
        /* 355 002(01 c1) : VMX,FUTURE */
        {I_VMCALL, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69478, 396, 2673},
};

static const struct itemplate instrux_VMCLEAR[1] = {
    /*   0 : VMCLEAR mem [m:        66 0f c7 /6                       ] VMX,FUTURE */
        /* 361 355 001(c7) 206 : VMX,FUTURE */
        {I_VMCLEAR, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69441, 396, 2674},
};

static const struct itemplate instrux_VMFUNC[1] = {
    /*   0 : VMFUNC void [          0f 01 d4                          ] VMX,FUTURE */
        /* 355 002(01 d4) : VMX,FUTURE */
        {I_VMFUNC, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72474, 396, 2675},
};

static const struct itemplate instrux_VMLAUNCH[1] = {
    /*   0 : VMLAUNCH void [          0f 01 c2                          ] VMX,FUTURE */
        /* 355 002(01 c2) : VMX,FUTURE */
        {I_VMLAUNCH, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72479, 396, 2676},
};

static const struct itemplate instrux_VMLOAD[1] = {
    /*   0 : VMLOAD void [          0f 01 da                          ] VMX,FUTURE,AMD */
        /* 355 002(01 da) : VMX,FUTURE,AMD */
        {I_VMLOAD, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72484, 395, 2677},
};

static const struct itemplate instrux_VMMCALL[1] = {
    /*   0 : VMMCALL void [          0f 01 d9                          ] VMX,FUTURE,AMD */
        /* 355 002(01 d9) : VMX,FUTURE,AMD */
        {I_VMMCALL, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72489, 395, 2678},
};

static const struct itemplate instrux_VMPTRLD[1] = {
    /*   0 : VMPTRLD mem [m:        np 0f c7 /6                       ] VMX,FUTURE */
        /* 360 355 001(c7) 206 : VMX,FUTURE */
        {I_VMPTRLD, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69447, 396, 2679},
};

static const struct itemplate instrux_VMPTRST[1] = {
    /*   0 : VMPTRST mem [m:        np 0f c7 /7                       ] VMX,FUTURE */
        /* 360 355 001(c7) 207 : VMX,FUTURE */
        {I_VMPTRST, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69453, 396, 2680},
};

static const struct itemplate instrux_VMREAD[2] = {
    /*   0 : VMREAD rm32,reg32 [mr:       np 0f 78 /r                       ] AR0-1,SD,NOREX,NOAPX,NOLONG,VMX,FUTURE */
        /* 360 355 001(78) 101 : AR0,AR1,SD,NOREX,NOAPX,NOLONG,VMX,FUTURE */
        {I_VMREAD, 2, {RM_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58177, 397, 2681},
    /*   1 : VMREAD rm64,reg64 [mr:       o64nw np 0f 78 /r                 ] AR0-1,SQ,LONG,PROT,VMX,X86_64 */
        /* 323 360 355 001(78) 101 : AR0,AR1,SQ,NWSIZE,LONG,PROT,VMX,X86_64 */
        {I_VMREAD, 2, {RM_GPR|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+58176, 398, 2682},
};

static const struct itemplate instrux_VMRESUME[1] = {
    /*   0 : VMRESUME void [          0f 01 c3                          ] VMX,FUTURE */
        /* 355 002(01 c3) : VMX,FUTURE */
        {I_VMRESUME, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72494, 396, 2683},
};

static const struct itemplate instrux_VMRUN[1] = {
    /*   0 : VMRUN void [          0f 01 d8                          ] VMX,FUTURE,AMD */
        /* 355 002(01 d8) : VMX,FUTURE,AMD */
        {I_VMRUN, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72499, 395, 2684},
};

static const struct itemplate instrux_VMSAVE[1] = {
    /*   0 : VMSAVE void [          0f 01 db                          ] VMX,FUTURE,AMD */
        /* 355 002(01 db) : VMX,FUTURE,AMD */
        {I_VMSAVE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72504, 395, 2685},
};

static const struct itemplate instrux_VMWRITE[2] = {
    /*   0 : VMWRITE reg32,rm32 [rm:       np 0f 79 /r                       ] AR0-1,SD,NOREX,NOAPX,NOLONG,VMX,FUTURE */
        /* 360 355 001(79) 110 : AR0,AR1,SD,NOREX,NOAPX,NOLONG,VMX,FUTURE */
        {I_VMWRITE, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58184, 397, 2686},
    /*   1 : VMWRITE reg64,rm64 [rm:       o64nw np 0f 79 /r                 ] AR0-1,SQ,LONG,PROT,VMX,X86_64 */
        /* 323 360 355 001(79) 110 : AR0,AR1,SQ,NWSIZE,LONG,PROT,VMX,X86_64 */
        {I_VMWRITE, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+58183, 398, 2687},
};

static const struct itemplate instrux_VMXOFF[1] = {
    /*   0 : VMXOFF void [          0f 01 c4                          ] VMX,FUTURE */
        /* 355 002(01 c4) : VMX,FUTURE */
        {I_VMXOFF, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72509, 396, 2688},
};

static const struct itemplate instrux_VMXON[1] = {
    /*   0 : VMXON mem [m:        f3 0f c7 /6                       ] VMX,FUTURE */
        /* 333 355 001(c7) 206 : VMX,FUTURE */
        {I_VMXON, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66374, 396, 2689},
};

static const struct itemplate instrux_INVEPT[3] = {
    /*   0 : INVEPT reg32,mem [rm:       66 0f38 80 /r                     ] AR0-1,SO,NOREX,NOAPX,NOLONG,VMX,FUTURE */
        /* 361 356 001(80) 110 : AR0,AR1,SO,NOREX,NOAPX,NOLONG,VMX,FUTURE */
        {I_INVEPT, 2, {REG_GPR|BITS32|RN_L16,MEMORY|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58191, 399, 2691},
    /*   1 : INVEPT reg64,mem [rm:       o64nw 66 0f38 80 /r               ] AR0-1,SO,LONG,PROT,VMX,X86_64 */
        /* 323 361 356 001(80) 110 : AR0,AR1,SO,NWSIZE,NOAPX,LONG,PROT,VMX,X86_64 */
        {I_INVEPT, 2, {REG_GPR|BITS64|RN_L16,MEMORY|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58190, 400, 2692},
    /*   2 : INVEPT reg64,mem128 [rm:       evex.nf0.nd0.l0.f3.m4.w1 f0 /r    ] AR0-1,SO,LONG,PROT,VMX,APX,X86_64 */
        /* 250(f4 fe 08) 300 001(f0) 110 : AR0,AR1,SO,LONG,EVEX,PROT,VMX,APX,X86_64 */
        {I_INVEPT, 2, {REG_GPR|BITS64,MEMORY|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+25717, 401, 2693},
};

static const struct itemplate instrux_INVVPID[3] = {
    /*   0 : INVVPID reg32,mem [rm:       66 0f38 81 /r                     ] AR0-1,SO,NOREX,NOAPX,NOLONG,VMX,FUTURE */
        /* 361 356 001(81) 110 : AR0,AR1,SO,NOREX,NOAPX,NOLONG,VMX,FUTURE */
        {I_INVVPID, 2, {REG_GPR|BITS32|RN_L16,MEMORY|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58198, 399, 2694},
    /*   1 : INVVPID reg64,mem [rm:       o64nw 66 0f38 81 /r               ] AR0-1,SO,LONG,PROT,VMX,X86_64 */
        /* 323 361 356 001(81) 110 : AR0,AR1,SO,NWSIZE,NOAPX,LONG,PROT,VMX,X86_64 */
        {I_INVVPID, 2, {REG_GPR|BITS64|RN_L16,MEMORY|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58197, 400, 2695},
    /*   2 : INVVPID reg64,mem128 [rm:       evex.nf0.nd0.l0.f3.m4.w1 f1 /r    ] AR0-1,SO,LONG,PROT,VMX,APX,X86_64 */
        /* 250(f4 fe 08) 300 001(f1) 110 : AR0,AR1,SO,LONG,EVEX,PROT,VMX,APX,X86_64 */
        {I_INVVPID, 2, {REG_GPR|BITS64,MEMORY|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+25726, 401, 2696},
};

static const struct itemplate instrux_PVALIDATE[1] = {
    /*   0 : PVALIDATE void [          f2 0f 01 ff                       ] VMX,FUTURE,AMD */
        /* 332 355 002(01 ff) : VMX,FUTURE,AMD */
        {I_PVALIDATE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69459, 395, 2698},
};

static const struct itemplate instrux_RMPADJUST[1] = {
    /*   0 : RMPADJUST void [          f3 0f 01 fe                       ] VMX,FUTURE,AMD */
        /* 333 355 002(01 fe) : VMX,FUTURE,AMD */
        {I_RMPADJUST, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69465, 395, 2699},
};

static const struct itemplate instrux_VMGEXIT[2] = {
    /*   0 : VMGEXIT void [          f2 0f 01 c1                       ] VMX,FUTURE,AMD */
        /* 332 355 002(01 c1) : VMX,FUTURE,AMD */
        {I_VMGEXIT, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69471, 395, 2700},
    /*   1 : VMGEXIT void [          f3 0f 01 c1                       ] VMX,FUTURE,AMD */
        /* 333 355 002(01 c1) : VMX,FUTURE,AMD */
        {I_VMGEXIT, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69477, 395, 2701},
};

static const struct itemplate instrux_PABSB[2] = {
    /*   0 : PABSB mmxreg,mmxrm [rm:       np 0f38 1c /r                     ] AR0-1,SQ,MMX,SSSE3,FUTURE */
        /* 360 356 001(1c) 110 : AR0,AR1,SQ,NOAPX,MMX,SSSE3,FUTURE */
        {I_PABSB, 2, {MMXREG|RN_L16,RM_MMX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69483, 402, 2704},
    /*   1 : PABSB xmmreg,xmmrm128 [rm:       66 0f38 1c /r                     ] SSSE3,FUTURE */
        /* 361 356 001(1c) 110 : NOAPX,SSSE3,FUTURE */
        {I_PABSB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69489, 403, 2705},
};

static const struct itemplate instrux_PABSW[2] = {
    /*   0 : PABSW mmxreg,mmxrm [rm:       np 0f38 1d /r                     ] AR0-1,SQ,MMX,SSSE3,FUTURE */
        /* 360 356 001(1d) 110 : AR0,AR1,SQ,NOAPX,MMX,SSSE3,FUTURE */
        {I_PABSW, 2, {MMXREG|RN_L16,RM_MMX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69495, 402, 2706},
    /*   1 : PABSW xmmreg,xmmrm128 [rm:       66 0f38 1d /r                     ] SSSE3,FUTURE */
        /* 361 356 001(1d) 110 : NOAPX,SSSE3,FUTURE */
        {I_PABSW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69501, 403, 2707},
};

static const struct itemplate instrux_PABSD[2] = {
    /*   0 : PABSD mmxreg,mmxrm [rm:       np 0f38 1e /r                     ] AR0-1,SQ,MMX,SSSE3,FUTURE */
        /* 360 356 001(1e) 110 : AR0,AR1,SQ,NOAPX,MMX,SSSE3,FUTURE */
        {I_PABSD, 2, {MMXREG|RN_L16,RM_MMX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69507, 402, 2708},
    /*   1 : PABSD xmmreg,xmmrm128 [rm:       66 0f38 1e /r                     ] SSSE3,FUTURE */
        /* 361 356 001(1e) 110 : NOAPX,SSSE3,FUTURE */
        {I_PABSD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69513, 403, 2709},
};

static const struct itemplate instrux_PALIGNR[2] = {
    /*   0 : PALIGNR mmxreg,mmxrm,imm [rmi:      np 0f3a 0f /r ib,u                ] AR0-2,SQ,MMX,SSSE3,FUTURE */
        /* 360 357 001(0f) 110 026 : AR0,AR1,AR2,SQ,NOAPX,MMX,SSSE3,FUTURE */
        {I_PALIGNR, 3, {MMXREG|RN_L16,RM_MMX|RN_L16,IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+58204, 404, 2710},
    /*   1 : PALIGNR xmmreg,xmmrm,imm [rmi:      66 0f3a 0f /r ib,u                ] SSSE3,FUTURE */
        /* 361 357 001(0f) 110 026 : NOAPX,SSSE3,FUTURE */
        {I_PALIGNR, 3, {XMMREG|RN_L16,RM_XMM|RN_L16,IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+58211, 403, 2711},
};

static const struct itemplate instrux_PHADDW[2] = {
    /*   0 : PHADDW mmxreg,mmxrm [rm:       np 0f38 01 /r                     ] AR0-1,SQ,MMX,SSSE3,FUTURE */
        /* 360 356 001(01) 110 : AR0,AR1,SQ,NOAPX,MMX,SSSE3,FUTURE */
        {I_PHADDW, 2, {MMXREG|RN_L16,RM_MMX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69519, 402, 2712},
    /*   1 : PHADDW xmmreg,xmmrm128 [rm:       66 0f38 01 /r                     ] SSSE3,FUTURE */
        /* 361 356 001(01) 110 : NOAPX,SSSE3,FUTURE */
        {I_PHADDW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69525, 403, 2713},
};

static const struct itemplate instrux_PHADDD[2] = {
    /*   0 : PHADDD mmxreg,mmxrm [rm:       np 0f38 02 /r                     ] AR0-1,SQ,MMX,SSSE3,FUTURE */
        /* 360 356 001(02) 110 : AR0,AR1,SQ,NOAPX,MMX,SSSE3,FUTURE */
        {I_PHADDD, 2, {MMXREG|RN_L16,RM_MMX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69531, 402, 2714},
    /*   1 : PHADDD xmmreg,xmmrm128 [rm:       66 0f38 02 /r                     ] SSSE3,FUTURE */
        /* 361 356 001(02) 110 : NOAPX,SSSE3,FUTURE */
        {I_PHADDD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69537, 403, 2715},
};

static const struct itemplate instrux_PHADDSW[2] = {
    /*   0 : PHADDSW mmxreg,mmxrm [rm:       np 0f38 03 /r                     ] AR0-1,SQ,MMX,SSSE3,FUTURE */
        /* 360 356 001(03) 110 : AR0,AR1,SQ,NOAPX,MMX,SSSE3,FUTURE */
        {I_PHADDSW, 2, {MMXREG|RN_L16,RM_MMX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69543, 402, 2716},
    /*   1 : PHADDSW xmmreg,xmmrm128 [rm:       66 0f38 03 /r                     ] SSSE3,FUTURE */
        /* 361 356 001(03) 110 : NOAPX,SSSE3,FUTURE */
        {I_PHADDSW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69549, 403, 2717},
};

static const struct itemplate instrux_PHSUBW[2] = {
    /*   0 : PHSUBW mmxreg,mmxrm [rm:       np 0f38 05 /r                     ] AR0-1,SQ,MMX,SSSE3,FUTURE */
        /* 360 356 001(05) 110 : AR0,AR1,SQ,NOAPX,MMX,SSSE3,FUTURE */
        {I_PHSUBW, 2, {MMXREG|RN_L16,RM_MMX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69555, 402, 2718},
    /*   1 : PHSUBW xmmreg,xmmrm128 [rm:       66 0f38 05 /r                     ] SSSE3,FUTURE */
        /* 361 356 001(05) 110 : NOAPX,SSSE3,FUTURE */
        {I_PHSUBW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69561, 403, 2719},
};

static const struct itemplate instrux_PHSUBD[2] = {
    /*   0 : PHSUBD mmxreg,mmxrm [rm:       np 0f38 06 /r                     ] AR0-1,SQ,MMX,SSSE3,FUTURE */
        /* 360 356 001(06) 110 : AR0,AR1,SQ,NOAPX,MMX,SSSE3,FUTURE */
        {I_PHSUBD, 2, {MMXREG|RN_L16,RM_MMX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69567, 402, 2720},
    /*   1 : PHSUBD xmmreg,xmmrm128 [rm:       66 0f38 06 /r                     ] SSSE3,FUTURE */
        /* 361 356 001(06) 110 : NOAPX,SSSE3,FUTURE */
        {I_PHSUBD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69573, 403, 2721},
};

static const struct itemplate instrux_PHSUBSW[2] = {
    /*   0 : PHSUBSW mmxreg,mmxrm [rm:       np 0f38 07 /r                     ] AR0-1,SQ,MMX,SSSE3,FUTURE */
        /* 360 356 001(07) 110 : AR0,AR1,SQ,NOAPX,MMX,SSSE3,FUTURE */
        {I_PHSUBSW, 2, {MMXREG|RN_L16,RM_MMX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69579, 402, 2722},
    /*   1 : PHSUBSW xmmreg,xmmrm128 [rm:       66 0f38 07 /r                     ] SSSE3,FUTURE */
        /* 361 356 001(07) 110 : NOAPX,SSSE3,FUTURE */
        {I_PHSUBSW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69585, 403, 2723},
};

static const struct itemplate instrux_PMADDUBSW[2] = {
    /*   0 : PMADDUBSW mmxreg,mmxrm [rm:       np 0f38 04 /r                     ] AR0-1,SQ,MMX,SSSE3,FUTURE */
        /* 360 356 001(04) 110 : AR0,AR1,SQ,NOAPX,MMX,SSSE3,FUTURE */
        {I_PMADDUBSW, 2, {MMXREG|RN_L16,RM_MMX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69591, 402, 2724},
    /*   1 : PMADDUBSW xmmreg,xmmrm128 [rm:       66 0f38 04 /r                     ] SSSE3,FUTURE */
        /* 361 356 001(04) 110 : NOAPX,SSSE3,FUTURE */
        {I_PMADDUBSW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69597, 403, 2725},
};

static const struct itemplate instrux_PMULHRSW[2] = {
    /*   0 : PMULHRSW mmxreg,mmxrm [rm:       np 0f38 0b /r                     ] AR0-1,SQ,MMX,SSSE3,FUTURE */
        /* 360 356 001(0b) 110 : AR0,AR1,SQ,NOAPX,MMX,SSSE3,FUTURE */
        {I_PMULHRSW, 2, {MMXREG|RN_L16,RM_MMX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69603, 402, 2726},
    /*   1 : PMULHRSW xmmreg,xmmrm128 [rm:       66 0f38 0b /r                     ] SSSE3,FUTURE */
        /* 361 356 001(0b) 110 : NOAPX,SSSE3,FUTURE */
        {I_PMULHRSW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69609, 403, 2727},
};

static const struct itemplate instrux_PSHUFB[2] = {
    /*   0 : PSHUFB mmxreg,mmxrm [rm:       np 0f38 00 /r                     ] AR0-1,SQ,MMX,SSSE3,FUTURE */
        /* 360 356 001(00) 110 : AR0,AR1,SQ,NOAPX,MMX,SSSE3,FUTURE */
        {I_PSHUFB, 2, {MMXREG|RN_L16,RM_MMX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69615, 402, 2728},
    /*   1 : PSHUFB xmmreg,xmmrm128 [rm:       66 0f38 00 /r                     ] SSSE3,FUTURE */
        /* 361 356 001(00) 110 : NOAPX,SSSE3,FUTURE */
        {I_PSHUFB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69621, 403, 2729},
};

static const struct itemplate instrux_PSIGNB[2] = {
    /*   0 : PSIGNB mmxreg,mmxrm [rm:       np 0f38 08 /r                     ] AR0-1,SQ,MMX,SSSE3,FUTURE */
        /* 360 356 001(08) 110 : AR0,AR1,SQ,NOAPX,MMX,SSSE3,FUTURE */
        {I_PSIGNB, 2, {MMXREG|RN_L16,RM_MMX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69627, 402, 2730},
    /*   1 : PSIGNB xmmreg,xmmrm128 [rm:       66 0f38 08 /r                     ] SSSE3,FUTURE */
        /* 361 356 001(08) 110 : NOAPX,SSSE3,FUTURE */
        {I_PSIGNB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69633, 403, 2731},
};

static const struct itemplate instrux_PSIGNW[2] = {
    /*   0 : PSIGNW mmxreg,mmxrm [rm:       np 0f38 09 /r                     ] AR0-1,SQ,MMX,SSSE3,FUTURE */
        /* 360 356 001(09) 110 : AR0,AR1,SQ,NOAPX,MMX,SSSE3,FUTURE */
        {I_PSIGNW, 2, {MMXREG|RN_L16,RM_MMX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69639, 402, 2732},
    /*   1 : PSIGNW xmmreg,xmmrm128 [rm:       66 0f38 09 /r                     ] SSSE3,FUTURE */
        /* 361 356 001(09) 110 : NOAPX,SSSE3,FUTURE */
        {I_PSIGNW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69645, 403, 2733},
};

static const struct itemplate instrux_PSIGND[2] = {
    /*   0 : PSIGND mmxreg,mmxrm [rm:       np 0f38 0a /r                     ] AR0-1,SQ,MMX,SSSE3,FUTURE */
        /* 360 356 001(0a) 110 : AR0,AR1,SQ,NOAPX,MMX,SSSE3,FUTURE */
        {I_PSIGND, 2, {MMXREG|RN_L16,RM_MMX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69651, 402, 2734},
    /*   1 : PSIGND xmmreg,xmmrm128 [rm:       66 0f38 0a /r                     ] SSSE3,FUTURE */
        /* 361 356 001(0a) 110 : NOAPX,SSSE3,FUTURE */
        {I_PSIGND, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69657, 403, 2735},
};

static const struct itemplate instrux_EXTRQ[2] = {
    /*   0 : EXTRQ xmmreg,imm,imm [mij:      66 0f 78 /0 ib,u ib,u             ] SSE4A,FUTURE,AMD */
        /* 361 355 001(78) 200 025 026 : SSE4A,FUTURE,AMD */
        {I_EXTRQ, 3, {XMMREG,IMM_NORMAL,IMM_NORMAL,0,0}, NO_DECORATOR, nasm_bytecodes+51659, 405, 2738},
    /*   1 : EXTRQ xmmreg,xmmreg [rm:       66 0f 79 /r                       ] SSE4A,FUTURE,AMD */
        /* 361 355 001(79) 110 : SSE4A,FUTURE,AMD */
        {I_EXTRQ, 2, {XMMREG,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+69663, 405, 2739},
};

static const struct itemplate instrux_INSERTQ[2] = {
    /*   0 : INSERTQ xmmreg,xmmreg,imm,imm [rmij:     f2 0f 78 /r ib,u ib,u             ] SSE4A,FUTURE,AMD */
        /* 332 355 001(78) 110 026 027 : SSE4A,FUTURE,AMD */
        {I_INSERTQ, 4, {XMMREG,XMMREG,IMM_NORMAL,IMM_NORMAL,0}, NO_DECORATOR, nasm_bytecodes+51667, 405, 2740},
    /*   1 : INSERTQ xmmreg,xmmreg [rm:       f2 0f 79 /r                       ] SSE4A,FUTURE,AMD */
        /* 332 355 001(79) 110 : SSE4A,FUTURE,AMD */
        {I_INSERTQ, 2, {XMMREG,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+69669, 405, 2741},
};

static const struct itemplate instrux_MOVNTSD[1] = {
    /*   0 : MOVNTSD mem64,xmmreg [mr:       f2 0f 2b /r                       ] AR0-1,SQ,SSE4A,FUTURE,AMD */
        /* 332 355 001(2b) 101 : AR0,AR1,SQ,SSE4A,FUTURE,AMD */
        {I_MOVNTSD, 2, {MEMORY|BITS64,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+69675, 406, 2742},
};

static const struct itemplate instrux_MOVNTSS[1] = {
    /*   0 : MOVNTSS mem32,xmmreg [mr:       f3 0f 2b /r                       ] AR0-1,SD,SSE4A,FUTURE,AMD */
        /* 333 355 001(2b) 101 : AR0,AR1,SD,SSE4A,FUTURE,AMD */
        {I_MOVNTSS, 2, {MEMORY|BITS32,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+69681, 407, 2743},
};

static const struct itemplate instrux_BLENDPD[1] = {
    /*   0 : BLENDPD xmmreg,xmmrm128,imm8 [rmi:      66 0f3a 0d /r ib,u                ] SSE41,FUTURE */
        /* 361 357 001(0d) 110 026 : NOAPX,SSE41,FUTURE */
        {I_BLENDPD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+58218, 408, 2748},
};

static const struct itemplate instrux_BLENDPS[1] = {
    /*   0 : BLENDPS xmmreg,xmmrm128,imm8 [rmi:      66 0f3a 0c /r ib,u                ] SSE41,FUTURE */
        /* 361 357 001(0c) 110 026 : NOAPX,SSE41,FUTURE */
        {I_BLENDPS, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+58225, 408, 2749},
};

static const struct itemplate instrux_BLENDVPD[2] = {
    /*   0 : BLENDVPD xmmreg,xmmrm128,xmm0 [rm-:      66 0f38 15 /r                     ] SSE41,FUTURE */
        /* 361 356 001(15) 110 : NOAPX,SSE41,FUTURE */
        {I_BLENDVPD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_ZERO|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+69687, 408, 2750},
    /*   1 : BLENDVPD xmmreg,xmmrm128 [rm:       66 0f38 15 /r                     ] SSE41,FUTURE */
        /* 361 356 001(15) 110 : NOAPX,SSE41,FUTURE */
        {I_BLENDVPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69687, 408, 2751},
};

static const struct itemplate instrux_BLENDVPS[2] = {
    /*   0 : BLENDVPS xmmreg,xmmrm128,xmm0 [rm-:      66 0f38 14 /r                     ] SSE41,FUTURE */
        /* 361 356 001(14) 110 : NOAPX,SSE41,FUTURE */
        {I_BLENDVPS, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_ZERO|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+69693, 408, 2752},
    /*   1 : BLENDVPS xmmreg,xmmrm128 [rm:       66 0f38 14 /r                     ] SSE41,FUTURE */
        /* 361 356 001(14) 110 : NOAPX,SSE41,FUTURE */
        {I_BLENDVPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69693, 408, 2753},
};

static const struct itemplate instrux_DPPD[1] = {
    /*   0 : DPPD xmmreg,xmmrm128,imm8 [rmi:      66 0f3a 41 /r ib,u                ] SSE41,FUTURE */
        /* 361 357 001(41) 110 026 : NOAPX,SSE41,FUTURE */
        {I_DPPD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+58232, 408, 2754},
};

static const struct itemplate instrux_DPPS[1] = {
    /*   0 : DPPS xmmreg,xmmrm128,imm8 [rmi:      66 0f3a 40 /r ib,u                ] SSE41,FUTURE */
        /* 361 357 001(40) 110 026 : NOAPX,SSE41,FUTURE */
        {I_DPPS, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+58239, 408, 2755},
};

static const struct itemplate instrux_EXTRACTPS[2] = {
    /*   0 : EXTRACTPS rm32,xmmreg,imm8 [mri:      66 0f3a 17 /r ib,u                ] SSE41,FUTURE */
        /* 361 357 001(17) 101 026 : NOAPX,SSE41,FUTURE */
        {I_EXTRACTPS, 3, {RM_GPR|BITS32|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51676, 408, 2756},
    /*   1 : EXTRACTPS reg64,xmmreg,imm8 [mri:      o64 66 0f3a 17 /r ib,u            ] LONG,PROT,SSE41,X86_64 */
        /* 324 361 357 001(17) 101 026 : NOAPX,LONG,PROT,SSE41,X86_64 */
        {I_EXTRACTPS, 3, {REG_GPR|BITS64|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51675, 409, 2757},
};

static const struct itemplate instrux_INSERTPS[1] = {
    /*   0 : INSERTPS xmmreg,xmmrm32,imm8 [rmi:      66 0f3a 21 /r ib,u                ] SSE41,FUTURE */
        /* 361 357 001(21) 110 026 : NOAPX,SSE41,FUTURE */
        {I_INSERTPS, 3, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+58246, 408, 2758},
};

static const struct itemplate instrux_MOVNTDQA[1] = {
    /*   0 : MOVNTDQA xmmreg,mem128 [rm:       66 0f38 2a /r                     ] SSE41,FUTURE */
        /* 361 356 001(2a) 110 : NOAPX,SSE41,FUTURE */
        {I_MOVNTDQA, 2, {XMMREG|RN_L16,MEMORY|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69699, 408, 2759},
};

static const struct itemplate instrux_MPSADBW[1] = {
    /*   0 : MPSADBW xmmreg,xmmrm128,imm8 [rmi:      66 0f3a 42 /r ib,u                ] SSE41,FUTURE */
        /* 361 357 001(42) 110 026 : NOAPX,SSE41,FUTURE */
        {I_MPSADBW, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+58253, 408, 2760},
};

static const struct itemplate instrux_PACKUSDW[1] = {
    /*   0 : PACKUSDW xmmreg,xmmrm128 [rm:       66 0f38 2b /r                     ] SSE41,FUTURE */
        /* 361 356 001(2b) 110 : NOAPX,SSE41,FUTURE */
        {I_PACKUSDW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69705, 408, 2761},
};

static const struct itemplate instrux_PBLENDVB[2] = {
    /*   0 : PBLENDVB xmmreg,xmmrm,xmm0 [rm-:      66 0f38 10 /r                     ] SSE41,FUTURE */
        /* 361 356 001(10) 110 : NOAPX,SSE41,FUTURE */
        {I_PBLENDVB, 3, {XMMREG|RN_L16,RM_XMM|RN_L16,XMMREG|RN_ZERO|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+69711, 408, 2762},
    /*   1 : PBLENDVB xmmreg,xmmrm128 [rm:       66 0f38 10 /r                     ] SSE41,FUTURE */
        /* 361 356 001(10) 110 : NOAPX,SSE41,FUTURE */
        {I_PBLENDVB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69711, 408, 2763},
};

static const struct itemplate instrux_PBLENDW[1] = {
    /*   0 : PBLENDW xmmreg,xmmrm128,imm8 [rmi:      66 0f3a 0e /r ib,u                ] SSE41,FUTURE */
        /* 361 357 001(0e) 110 026 : NOAPX,SSE41,FUTURE */
        {I_PBLENDW, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+58260, 408, 2764},
};

static const struct itemplate instrux_PCMPEQQ[1] = {
    /*   0 : PCMPEQQ xmmreg,xmmrm128 [rm:       66 0f38 29 /r                     ] SSE41,FUTURE */
        /* 361 356 001(29) 110 : NOAPX,SSE41,FUTURE */
        {I_PCMPEQQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69717, 408, 2765},
};

static const struct itemplate instrux_PEXTRB[3] = {
    /*   0 : PEXTRB reg32,xmmreg,imm8 [mri:      66 0f3a 14 /r ib,u                ] SSE41,FUTURE */
        /* 361 357 001(14) 101 026 : NOAPX,SSE41,FUTURE */
        {I_PEXTRB, 3, {REG_GPR|BITS32|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51684, 408, 2766},
    /*   1 : PEXTRB mem8,xmmreg,imm8 [mri:      66 0f3a 14 /r ib,u                ] SSE41,FUTURE */
        /* 361 357 001(14) 101 026 : NOAPX,SSE41,FUTURE */
        {I_PEXTRB, 3, {MEMORY|BITS8|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51684, 408, 2767},
    /*   2 : PEXTRB reg64,xmmreg,imm8 [mri:      o64nw 66 0f3a 14 /r ib,u          ] LONG,PROT,SSE41,X86_64 */
        /* 323 361 357 001(14) 101 026 : NWSIZE,NOAPX,LONG,PROT,SSE41,X86_64 */
        {I_PEXTRB, 3, {REG_GPR|BITS64|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51683, 410, 2768},
};

static const struct itemplate instrux_PEXTRD[1] = {
    /*   0 : PEXTRD rm32,xmmreg,imm8 [mri:      norexw 66 0f3a 16 /r ib,u         ] SSE41,FUTURE */
        /* 317 361 357 001(16) 101 026 : NOAPX,SSE41,FUTURE */
        {I_PEXTRD, 3, {RM_GPR|BITS32|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51691, 408, 2769},
};

static const struct itemplate instrux_PEXTRQ[1] = {
    /*   0 : PEXTRQ rm64,xmmreg,imm8 [mri:      o64 66 0f3a 16 /r ib,u            ] LONG,PROT,SSE41,X86_64 */
        /* 324 361 357 001(16) 101 026 : NOAPX,LONG,PROT,SSE41,X86_64 */
        {I_PEXTRQ, 3, {RM_GPR|BITS64|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51699, 409, 2770},
};

static const struct itemplate instrux_PHMINPOSUW[1] = {
    /*   0 : PHMINPOSUW xmmreg,xmmrm128 [rm:       66 0f38 41 /r                     ] SSE41,FUTURE */
        /* 361 356 001(41) 110 : NOAPX,SSE41,FUTURE */
        {I_PHMINPOSUW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69723, 408, 2774},
};

static const struct itemplate instrux_PINSRB[3] = {
    /*   0 : PINSRB xmmreg,mem,imm8 [rmi:      66 0f3a 20 /r ib,u                ] AR2,SB,SSE41,FUTURE */
        /* 361 357 001(20) 110 026 : AR2,SB,NOAPX,SSE41,FUTURE */
        {I_PINSRB, 3, {XMMREG|RN_L16,MEMORY|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51716, 411, 2775},
    /*   1 : PINSRB xmmreg,rm8,imm8 [rmi:      nohi 66 0f3a 20 /r ib,u           ] AR2,SB,SSE41,FUTURE */
        /* 325 361 357 001(20) 110 026 : AR2,SB,NOAPX,SSE41,FUTURE */
        {I_PINSRB, 3, {XMMREG|RN_L16,RM_GPR|BITS8|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51715, 411, 2776},
    /*   2 : PINSRB xmmreg,reg32,imm8 [rmi:      66 0f3a 20 /r ib,u                ] AR2,SB,SSE41,FUTURE */
        /* 361 357 001(20) 110 026 : AR2,SB,NOAPX,SSE41,FUTURE */
        {I_PINSRB, 3, {XMMREG|RN_L16,REG_GPR|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51716, 411, 2777},
};

static const struct itemplate instrux_PINSRD[1] = {
    /*   0 : PINSRD xmmreg,rm32,imm8 [rmi:      norexw 66 0f3a 22 /r ib,u         ] AR2,SB,SSE41,FUTURE */
        /* 317 361 357 001(22) 110 026 : AR2,SB,NOAPX,SSE41,FUTURE */
        {I_PINSRD, 3, {XMMREG|RN_L16,RM_GPR|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51723, 411, 2778},
};

static const struct itemplate instrux_PINSRQ[1] = {
    /*   0 : PINSRQ xmmreg,rm64,imm8 [rmi:      o64 66 0f3a 22 /r ib,u            ] AR2,SB,LONG,PROT,SSE41,X86_64 */
        /* 324 361 357 001(22) 110 026 : AR2,SB,NOAPX,LONG,PROT,SSE41,X86_64 */
        {I_PINSRQ, 3, {XMMREG|RN_L16,RM_GPR|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51731, 412, 2779},
};

static const struct itemplate instrux_PMAXSB[1] = {
    /*   0 : PMAXSB xmmreg,xmmrm128 [rm:       66 0f38 3c /r                     ] SSE41,FUTURE */
        /* 361 356 001(3c) 110 : NOAPX,SSE41,FUTURE */
        {I_PMAXSB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69729, 408, 2780},
};

static const struct itemplate instrux_PMAXSD[1] = {
    /*   0 : PMAXSD xmmreg,xmmrm128 [rm:       66 0f38 3d /r                     ] SSE41,FUTURE */
        /* 361 356 001(3d) 110 : NOAPX,SSE41,FUTURE */
        {I_PMAXSD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69735, 408, 2781},
};

static const struct itemplate instrux_PMAXUD[1] = {
    /*   0 : PMAXUD xmmreg,xmmrm128 [rm:       66 0f38 3f /r                     ] SSE41,FUTURE */
        /* 361 356 001(3f) 110 : NOAPX,SSE41,FUTURE */
        {I_PMAXUD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69741, 408, 2782},
};

static const struct itemplate instrux_PMAXUW[1] = {
    /*   0 : PMAXUW xmmreg,xmmrm128 [rm:       66 0f38 3e /r                     ] SSE41,FUTURE */
        /* 361 356 001(3e) 110 : NOAPX,SSE41,FUTURE */
        {I_PMAXUW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69747, 408, 2783},
};

static const struct itemplate instrux_PMINSB[1] = {
    /*   0 : PMINSB xmmreg,xmmrm128 [rm:       66 0f38 38 /r                     ] SSE41,FUTURE */
        /* 361 356 001(38) 110 : NOAPX,SSE41,FUTURE */
        {I_PMINSB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69753, 408, 2784},
};

static const struct itemplate instrux_PMINSD[1] = {
    /*   0 : PMINSD xmmreg,xmmrm128 [rm:       66 0f38 39 /r                     ] SSE41,FUTURE */
        /* 361 356 001(39) 110 : NOAPX,SSE41,FUTURE */
        {I_PMINSD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69759, 408, 2785},
};

static const struct itemplate instrux_PMINUD[1] = {
    /*   0 : PMINUD xmmreg,xmmrm128 [rm:       66 0f38 3b /r                     ] SSE41,FUTURE */
        /* 361 356 001(3b) 110 : NOAPX,SSE41,FUTURE */
        {I_PMINUD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69765, 408, 2786},
};

static const struct itemplate instrux_PMINUW[1] = {
    /*   0 : PMINUW xmmreg,xmmrm128 [rm:       66 0f38 3a /r                     ] SSE41,FUTURE */
        /* 361 356 001(3a) 110 : NOAPX,SSE41,FUTURE */
        {I_PMINUW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69771, 408, 2787},
};

static const struct itemplate instrux_PMOVSXBW[1] = {
    /*   0 : PMOVSXBW xmmreg,xmmrm64 [rm:       66 0f38 20 /r                     ] AR0-1,SQ,SSE41,FUTURE */
        /* 361 356 001(20) 110 : AR0,AR1,SQ,NOAPX,SSE41,FUTURE */
        {I_PMOVSXBW, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69777, 413, 2788},
};

static const struct itemplate instrux_PMOVSXBD[1] = {
    /*   0 : PMOVSXBD xmmreg,xmmrm32 [rm:       66 0f38 21 /r                     ] AR0-1,SD,SSE41,FUTURE */
        /* 361 356 001(21) 110 : AR0,AR1,SD,NOAPX,SSE41,FUTURE */
        {I_PMOVSXBD, 2, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69783, 414, 2789},
};

static const struct itemplate instrux_PMOVSXBQ[1] = {
    /*   0 : PMOVSXBQ xmmreg,xmmrm16 [rm:       66 0f38 22 /r                     ] AR0-1,SW,SSE41,FUTURE */
        /* 361 356 001(22) 110 : AR0,AR1,SW,NOAPX,SSE41,FUTURE */
        {I_PMOVSXBQ, 2, {XMMREG|RN_L16,RM_XMM|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69789, 415, 2790},
};

static const struct itemplate instrux_PMOVSXWD[1] = {
    /*   0 : PMOVSXWD xmmreg,xmmrm64 [rm:       66 0f38 23 /r                     ] AR0-1,SQ,SSE41,FUTURE */
        /* 361 356 001(23) 110 : AR0,AR1,SQ,NOAPX,SSE41,FUTURE */
        {I_PMOVSXWD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69795, 413, 2791},
};

static const struct itemplate instrux_PMOVSXWQ[1] = {
    /*   0 : PMOVSXWQ xmmreg,xmmrm32 [rm:       66 0f38 24 /r                     ] AR0-1,SD,SSE41,FUTURE */
        /* 361 356 001(24) 110 : AR0,AR1,SD,NOAPX,SSE41,FUTURE */
        {I_PMOVSXWQ, 2, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69801, 414, 2792},
};

static const struct itemplate instrux_PMOVSXDQ[1] = {
    /*   0 : PMOVSXDQ xmmreg,xmmrm64 [rm:       66 0f38 25 /r                     ] AR0-1,SQ,SSE41,FUTURE */
        /* 361 356 001(25) 110 : AR0,AR1,SQ,NOAPX,SSE41,FUTURE */
        {I_PMOVSXDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69807, 413, 2793},
};

static const struct itemplate instrux_PMOVZXBW[1] = {
    /*   0 : PMOVZXBW xmmreg,xmmrm64 [rm:       66 0f38 30 /r                     ] AR0-1,SQ,SSE41,FUTURE */
        /* 361 356 001(30) 110 : AR0,AR1,SQ,NOAPX,SSE41,FUTURE */
        {I_PMOVZXBW, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69813, 413, 2794},
};

static const struct itemplate instrux_PMOVZXBD[1] = {
    /*   0 : PMOVZXBD xmmreg,xmmrm32 [rm:       66 0f38 31 /r                     ] AR0-1,SD,SSE41,FUTURE */
        /* 361 356 001(31) 110 : AR0,AR1,SD,NOAPX,SSE41,FUTURE */
        {I_PMOVZXBD, 2, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69819, 414, 2795},
};

static const struct itemplate instrux_PMOVZXBQ[1] = {
    /*   0 : PMOVZXBQ xmmreg,xmmrm16 [rm:       66 0f38 32 /r                     ] AR0-1,SW,SSE41,FUTURE */
        /* 361 356 001(32) 110 : AR0,AR1,SW,NOAPX,SSE41,FUTURE */
        {I_PMOVZXBQ, 2, {XMMREG|RN_L16,RM_XMM|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69825, 415, 2796},
};

static const struct itemplate instrux_PMOVZXWD[1] = {
    /*   0 : PMOVZXWD xmmreg,xmmrm64 [rm:       66 0f38 33 /r                     ] AR0-1,SQ,SSE41,FUTURE */
        /* 361 356 001(33) 110 : AR0,AR1,SQ,NOAPX,SSE41,FUTURE */
        {I_PMOVZXWD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69831, 413, 2797},
};

static const struct itemplate instrux_PMOVZXWQ[1] = {
    /*   0 : PMOVZXWQ xmmreg,xmmrm32 [rm:       66 0f38 34 /r                     ] AR0-1,SD,SSE41,FUTURE */
        /* 361 356 001(34) 110 : AR0,AR1,SD,NOAPX,SSE41,FUTURE */
        {I_PMOVZXWQ, 2, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69837, 414, 2798},
};

static const struct itemplate instrux_PMOVZXDQ[1] = {
    /*   0 : PMOVZXDQ xmmreg,xmmrm64 [rm:       66 0f38 35 /r                     ] AR0-1,SQ,SSE41,FUTURE */
        /* 361 356 001(35) 110 : AR0,AR1,SQ,NOAPX,SSE41,FUTURE */
        {I_PMOVZXDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69843, 413, 2799},
};

static const struct itemplate instrux_PMULDQ[1] = {
    /*   0 : PMULDQ xmmreg,xmmrm128 [rm:       66 0f38 28 /r                     ] SSE41,FUTURE */
        /* 361 356 001(28) 110 : NOAPX,SSE41,FUTURE */
        {I_PMULDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69849, 408, 2800},
};

static const struct itemplate instrux_PMULLD[1] = {
    /*   0 : PMULLD xmmreg,xmmrm128 [rm:       66 0f38 40 /r                     ] SSE41,FUTURE */
        /* 361 356 001(40) 110 : NOAPX,SSE41,FUTURE */
        {I_PMULLD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69855, 408, 2801},
};

static const struct itemplate instrux_PTEST[1] = {
    /*   0 : PTEST xmmreg,xmmrm128 [rm:       66 0f38 17 /r                     ] SSE41,FUTURE */
        /* 361 356 001(17) 110 : NOAPX,SSE41,FUTURE */
        {I_PTEST, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69861, 408, 2802},
};

static const struct itemplate instrux_ROUNDPD[1] = {
    /*   0 : ROUNDPD xmmreg,xmmrm128,imm8 [rmi:      66 0f3a 09 /r ib,u                ] SSE41,FUTURE */
        /* 361 357 001(09) 110 026 : NOAPX,SSE41,FUTURE */
        {I_ROUNDPD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+58267, 408, 2803},
};

static const struct itemplate instrux_ROUNDPS[1] = {
    /*   0 : ROUNDPS xmmreg,xmmrm128,imm8 [rmi:      66 0f3a 08 /r ib,u                ] SSE41,FUTURE */
        /* 361 357 001(08) 110 026 : NOAPX,SSE41,FUTURE */
        {I_ROUNDPS, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+58274, 408, 2804},
};

static const struct itemplate instrux_ROUNDSD[1] = {
    /*   0 : ROUNDSD xmmreg,xmmrm64,imm8 [rmi:      66 0f3a 0b /r ib,u                ] SSE41,FUTURE */
        /* 361 357 001(0b) 110 026 : NOAPX,SSE41,FUTURE */
        {I_ROUNDSD, 3, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+58281, 408, 2805},
};

static const struct itemplate instrux_ROUNDSS[1] = {
    /*   0 : ROUNDSS xmmreg,xmmrm32,imm8 [rmi:      66 0f3a 0a /r ib,u                ] SSE41,FUTURE */
        /* 361 357 001(0a) 110 026 : NOAPX,SSE41,FUTURE */
        {I_ROUNDSS, 3, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+58288, 408, 2806},
};

static const struct itemplate instrux_CRC32[18] = {
    /*   0 : CRC32 reg32,rm8 [rm:       o8 f2 0f38 f0 /r                  ] SSE42,FUTURE */
        /* 332 356 001(f0) 110 : NOAPX,SSE42,FUTURE */
        {I_CRC32, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58317, 416, 2809},
    /*   1 : CRC32 reg32,rm16 [rm:       o16 f2 0f38 f1 /r                 ] SSE42,FUTURE */
        /* 320 332 356 001(f1) 110 : NOAPX,SSE42,FUTURE */
        {I_CRC32, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58295, 416, 2810},
    /*   2 : CRC32 reg32,rm32 [rm:       o32 f2 0f38 f1 /r                 ] SSE42,FUTURE */
        /* 321 332 356 001(f1) 110 : NOAPX,SSE42,FUTURE */
        {I_CRC32, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58302, 416, 2811},
    /*   3 : CRC32 reg32,rm64 [rm:       o64 f2 0f38 f1 /r                 ] ND,LONG,PROT,SSE42,X86_64 */
        /* 324 332 356 001(f1) 110 : NOAPX,LONG,PROT,SSE42,X86_64 */
        {I_CRC32, 2, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58309, 417, 2812},
    /*   4 : CRC32 reg32,rm8 [rm:       evex.l0.m4.o8 f0 /r               ] LONG,PROT,SSE42,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(f0) 110 : WIG,LONG,EVEX,PROT,SSE42,APX,X86_64 */
        {I_CRC32, 2, {REG_GPR|BITS32,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+25735, 418, 2813},
    /*   5 : CRC32 reg32,rm16 [rm:       evex.l0.m4.o16 f1 /r              ] LONG,PROT,SSE42,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(f1) 110 : LONG,EVEX,PROT,SSE42,APX,X86_64 */
        {I_CRC32, 2, {REG_GPR|BITS32,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+17923, 419, 2814},
    /*   6 : CRC32 reg32,rm32 [rm:       evex.l0.m4.o32 f1 /r              ] LONG,PROT,SSE42,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(f1) 110 : WW,LONG,EVEX,PROT,SSE42,APX,X86_64 */
        {I_CRC32, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17933, 420, 2815},
    /*   7 : CRC32 reg32,rm64 [rm:       evex.l0.m4.o64 f1 /r              ] ND,LONG,PROT,SSE42,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(f1) 110 : WW,LONG,EVEX,PROT,SSE42,APX,X86_64 */
        {I_CRC32, 2, {REG_GPR|BITS32,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17943, 420, 2816},
    /*   8 : CRC32 reg64,rm8 [rm:       o8 f2 0f38 f0 /r                  ] OPT,LONG,PROT,SSE42,X86_64 */
        /* 332 356 001(f0) 110 : OPT,NOAPX,LONG,PROT,SSE42,X86_64 */
        {I_CRC32, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58317, 421, 2817},
    /*   9 : CRC32 reg64,rm16 [rm:       o16 f2 0f38 f1 /r                 ] LONG,PROT,SSE42,X86_64 */
        /* 320 332 356 001(f1) 110 : NOAPX,LONG,PROT,SSE42,X86_64 */
        {I_CRC32, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58295, 417, 2818},
    /*  10 : CRC32 reg64,rm32 [rm:       o32 f2 0f38 f1 /r                 ] LONG,PROT,SSE42,X86_64 */
        /* 321 332 356 001(f1) 110 : NOAPX,LONG,PROT,SSE42,X86_64 */
        {I_CRC32, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58302, 417, 2819},
    /*  11 : CRC32 reg64,rm64 [rm:       o64 f2 0f38 f1 /r                 ] LONG,PROT,SSE42,X86_64 */
        /* 324 332 356 001(f1) 110 : NOAPX,LONG,PROT,SSE42,X86_64 */
        {I_CRC32, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58309, 417, 2820},
    /*  12 : CRC32 reg64,rm8 [rm:       evex.l0.m4.o8 f0 /r               ] OPT,LONG,PROT,SSE42,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(f0) 110 : OPT,WIG,LONG,EVEX,PROT,SSE42,APX,X86_64 */
        {I_CRC32, 2, {REG_GPR|BITS64,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+25735, 422, 2821},
    /*  13 : CRC32 reg64,rm16 [rm:       evex.l0.m4.o16 f1 /r              ] LONG,PROT,SSE42,APX,X86_64 */
        /* 250(f4 7d 08) 300 320 001(f1) 110 : LONG,EVEX,PROT,SSE42,APX,X86_64 */
        {I_CRC32, 2, {REG_GPR|BITS64,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+17923, 419, 2822},
    /*  14 : CRC32 reg64,rm32 [rm:       evex.l0.m4.o32 f1 /r              ] LONG,PROT,SSE42,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(f1) 110 : WW,LONG,EVEX,PROT,SSE42,APX,X86_64 */
        {I_CRC32, 2, {REG_GPR|BITS64,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17933, 420, 2823},
    /*  15 : CRC32 reg64,rm64 [rm:       evex.l0.m4.o64 f1 /r              ] LONG,PROT,SSE42,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(f1) 110 : WW,LONG,EVEX,PROT,SSE42,APX,X86_64 */
        {I_CRC32, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17943, 420, 2824},
    /*  16 : CRC32 reg64,rm8 [rm:       o64 f2 0f38 f0 /r                 ] LONG,SSE42,X86_64,FUTURE */
        /* 324 332 356 001(f0) 110 : NOAPX,LONG,PROT,SSE42,FUTURE */
        {I_CRC32, 2, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58316, 423, 2826},
    /*  17 : CRC32 reg64,rm8 [rm:       evex.l0.m4.o64 f0 /r              ] LONG,PROT,SSE42,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(f0) 110 : WW,LONG,EVEX,PROT,SSE42,APX,X86_64 */
        {I_CRC32, 2, {REG_GPR|BITS64,RM_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+17953, 420, 2827},
};

static const struct itemplate instrux_PCMPESTRI[1] = {
    /*   0 : PCMPESTRI xmmreg,xmmrm128,imm8 [rmi:      66 0f3a 61 /r ib,u                ] SSE42,FUTURE */
        /* 361 357 001(61) 110 026 : NOAPX,SSE42,FUTURE */
        {I_PCMPESTRI, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+58323, 416, 2829},
};

static const struct itemplate instrux_PCMPESTRM[1] = {
    /*   0 : PCMPESTRM xmmreg,xmmrm128,imm8 [rmi:      66 0f3a 60 /r ib,u                ] SSE42,FUTURE */
        /* 361 357 001(60) 110 026 : NOAPX,SSE42,FUTURE */
        {I_PCMPESTRM, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+58330, 416, 2830},
};

static const struct itemplate instrux_PCMPISTRI[1] = {
    /*   0 : PCMPISTRI xmmreg,xmmrm128,imm8 [rmi:      66 0f3a 63 /r ib,u                ] SSE42,FUTURE */
        /* 361 357 001(63) 110 026 : NOAPX,SSE42,FUTURE */
        {I_PCMPISTRI, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+58337, 416, 2831},
};

static const struct itemplate instrux_PCMPISTRM[1] = {
    /*   0 : PCMPISTRM xmmreg,xmmrm128,imm8 [rmi:      66 0f3a 62 /r ib,u                ] SSE42,FUTURE */
        /* 361 357 001(62) 110 026 : NOAPX,SSE42,FUTURE */
        {I_PCMPISTRM, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+58344, 416, 2832},
};

static const struct itemplate instrux_PCMPGTQ[1] = {
    /*   0 : PCMPGTQ xmmreg,xmmrm128 [rm:       66 0f38 37 /r                     ] SSE42,FUTURE */
        /* 361 356 001(37) 110 : NOAPX,SSE42,FUTURE */
        {I_PCMPGTQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69867, 416, 2833},
};

static const struct itemplate instrux_POPCNT[6] = {
    /*   0 : POPCNT reg16,rm16 [rm:       o16 f3i 0f b8 /r                  ] AR0-1,SW,FL,NEHALEM */
        /* 320 333 355 001(b8) 110 : AR0,AR1,SW,FL,NEHALEM */
        {I_POPCNT, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58351, 424, 2834},
    /*   1 : POPCNT reg32,rm32 [rm:       o32 f3i 0f b8 /r                  ] AR0-1,SD,FL,NEHALEM */
        /* 321 333 355 001(b8) 110 : AR0,AR1,SD,FL,NEHALEM */
        {I_POPCNT, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+58358, 425, 2835},
    /*   2 : POPCNT reg64,rm64 [rm:       o64 f3i 0f b8 /r                  ] AR0-1,SQ,LONG,FL,PROT,X86_64,NEHALEM */
        /* 324 333 355 001(b8) 110 : AR0,AR1,SQ,LONG,FL,PROT,NEHALEM */
        {I_POPCNT, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+58365, 426, 2836},
    /*   3 : POPCNT reg16,rm16 [rm:       evex.nf.nd0.l0.m4.o16 88 /r       ] SM0-1,NF,LONG,PROT,APX,X86_64,NEHALEM */
        /* 250(f4 7d 08) 300 320 001(88) 110 : SM0,SM1,NF,NF_E,LONG,EVEX,PROT,APX,NEHALEM */
        {I_POPCNT, 2, {REG_GPR|BITS16,RM_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+17963, 427, 2837},
    /*   4 : POPCNT reg32,rm32 [rm:       evex.nf.nd0.l0.m4.o32 88 /r       ] SM0-1,NF,LONG,PROT,APX,X86_64,NEHALEM */
        /* 250(f4 7c 08) 300 321 001(88) 110 : SM0,SM1,NF,NF_E,WW,LONG,EVEX,PROT,APX,NEHALEM */
        {I_POPCNT, 2, {REG_GPR|BITS32,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+17973, 428, 2838},
    /*   5 : POPCNT reg64,rm64 [rm:       evex.nf.nd0.l0.m4.o64 88 /r       ] SM0-1,NF,LONG,PROT,APX,X86_64,NEHALEM */
        /* 250(f4 fc 08) 300 324 001(88) 110 : SM0,SM1,NF,NF_E,WW,LONG,EVEX,PROT,APX,NEHALEM */
        {I_POPCNT, 2, {REG_GPR|BITS64,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+17983, 428, 2839},
};

static const struct itemplate instrux_GETSEC[1] = {
    /*   0 : GETSEC void [          0f 37                             ] NOAPX,FL,KATMAI */
        /* 355 001(37) : NOAPX,FL,KATMAI */
        {I_GETSEC, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+73440, 429, 2842},
};

static const struct itemplate instrux_PFRCPV[1] = {
    /*   0 : PFRCPV mmxreg,mmxrm [rm:       0f 0f /r 86                       ] AR0-1,SQ,3DNOW,PENT,CYRIX */
        /* 355 001(0f) 110 001(86) : AR0,AR1,SQ,3DNOW,PENT,CYRIX */
        {I_PFRCPV, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+58372, 430, 2845},
};

static const struct itemplate instrux_PFRSQRTV[1] = {
    /*   0 : PFRSQRTV mmxreg,mmxrm [rm:       0f 0f /r 87                       ] AR0-1,SQ,3DNOW,PENT,CYRIX */
        /* 355 001(0f) 110 001(87) : AR0,AR1,SQ,3DNOW,PENT,CYRIX */
        {I_PFRSQRTV, 2, {MMXREG,RM_MMX,0,0,0}, NO_DECORATOR, nasm_bytecodes+58379, 430, 2846},
};

static const struct itemplate instrux_AESENC[1] = {
    /*   0 : AESENC xmmreg,xmmrm128 [rm:       66 0f38 dc /r                     ] SSE,WESTMERE */
        /* 361 356 001(dc) 110 : NOAPX,SSE,WESTMERE */
        {I_AESENC, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69873, 431, 2852},
};

static const struct itemplate instrux_AESENCLAST[1] = {
    /*   0 : AESENCLAST xmmreg,xmmrm128 [rm:       66 0f38 dd /r                     ] SSE,WESTMERE */
        /* 361 356 001(dd) 110 : NOAPX,SSE,WESTMERE */
        {I_AESENCLAST, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69879, 431, 2853},
};

static const struct itemplate instrux_AESDEC[1] = {
    /*   0 : AESDEC xmmreg,xmmrm128 [rm:       66 0f38 de /r                     ] SSE,WESTMERE */
        /* 361 356 001(de) 110 : NOAPX,SSE,WESTMERE */
        {I_AESDEC, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69885, 431, 2854},
};

static const struct itemplate instrux_AESDECLAST[1] = {
    /*   0 : AESDECLAST xmmreg,xmmrm128 [rm:       66 0f38 df /r                     ] SSE,WESTMERE */
        /* 361 356 001(df) 110 : NOAPX,SSE,WESTMERE */
        {I_AESDECLAST, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69891, 431, 2855},
};

static const struct itemplate instrux_AESIMC[1] = {
    /*   0 : AESIMC xmmreg,xmmrm128 [rm:       66 0f38 db /r                     ] SSE,WESTMERE */
        /* 361 356 001(db) 110 : NOAPX,SSE,WESTMERE */
        {I_AESIMC, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69897, 431, 2856},
};

static const struct itemplate instrux_AESKEYGENASSIST[1] = {
    /*   0 : AESKEYGENASSIST xmmreg,xmmrm128,imm8 [rmi:      66 0f3a df /r ib                  ] SSE,WESTMERE */
        /* 361 357 001(df) 110 022 : NOAPX,SSE,WESTMERE */
        {I_AESKEYGENASSIST, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+58386, 431, 2857},
};

static const struct itemplate instrux_VAESENC[10] = {
    /*   0 : VAESENC xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 dc /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(dc) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VAESENC, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58393, 432, 2860},
    /*   1 : VAESENC xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 dc /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(dc) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VAESENC, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58400, 432, 2860},
    /*   2 : VAESENC ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38.wig dc /r     ] VAES,FUTURE */
        /* 261(002 005) 001(dc) 120 : NOAPX,WIG,VEX,VAES,FUTURE */
        {I_VAESENC, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58456, 436, 2883},
    /*   3 : VAESENC ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38.wig dc /r     ] ND,VAES,FUTURE */
        /* 260(002 005) 001(dc) 110 : NOAPX,WIG,VEX,VAES,FUTURE */
        {I_VAESENC, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58463, 436, 2883},
    /*   4 : VAESENC xmmreg,xmmreg*,xmmrm128 [rvm:fv:   evex.nds.128.66.0f38.wig dc /r    ] AVX512,AVX512VL,VAES,FUTURE */
        /* 241(f2 7d 08) 301 001(dc) 120 : WIG,EVEX,PROT,AVX512,AVX512VL,VAES,FUTURE */
        {I_VAESENC, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, NO_DECORATOR, nasm_bytecodes+25744, 437, 2889},
    /*   5 : VAESENC xmmreg,xmmrm128 [r+vm:fv:   evex.nds.128.66.0f38.wig dc /r    ] ND,AVX512,AVX512VL,VAES,FUTURE */
        /* 240(f2 7d 08) 301 001(dc) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,VAES,FUTURE */
        {I_VAESENC, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+25753, 437, 2889},
    /*   6 : VAESENC ymmreg,ymmreg*,ymmrm256 [rvm:fv:   evex.nds.256.66.0f38.wig dc /r    ] AVX512,AVX512VL,VAES,FUTURE */
        /* 241(f2 7d 28) 301 001(dc) 120 : WIG,EVEX,PROT,AVX512,AVX512VL,VAES,FUTURE */
        {I_VAESENC, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, NO_DECORATOR, nasm_bytecodes+25762, 437, 2890},
    /*   7 : VAESENC ymmreg,ymmrm256 [r+vm:fv:   evex.nds.256.66.0f38.wig dc /r    ] ND,AVX512,AVX512VL,VAES,FUTURE */
        /* 240(f2 7d 28) 301 001(dc) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,VAES,FUTURE */
        {I_VAESENC, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, NO_DECORATOR, nasm_bytecodes+25771, 437, 2890},
    /*   8 : VAESENC zmmreg,zmmreg*,zmmrm512 [rvm:fv:   evex.nds.512.66.0f38.wig dc /r    ] AVX512,VAES,FUTURE */
        /* 241(f2 7d 48) 301 001(dc) 120 : WIG,EVEX,PROT,AVX512,VAES,FUTURE */
        {I_VAESENC, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, NO_DECORATOR, nasm_bytecodes+25888, 438, 2899},
    /*   9 : VAESENC zmmreg,zmmrm512 [r+vm:fv:   evex.nds.512.66.0f38.wig dc /r    ] ND,AVX512,VAES,FUTURE */
        /* 240(f2 7d 48) 301 001(dc) 110 : WIG,EVEX,PROT,AVX512,VAES,FUTURE */
        {I_VAESENC, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, NO_DECORATOR, nasm_bytecodes+25897, 438, 2899},
};

static const struct itemplate instrux_VAESENCLAST[10] = {
    /*   0 : VAESENCLAST xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 dd /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(dd) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VAESENCLAST, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58407, 432, 2861},
    /*   1 : VAESENCLAST xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 dd /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(dd) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VAESENCLAST, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58414, 432, 2861},
    /*   2 : VAESENCLAST ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38.wig dd /r     ] VAES,FUTURE */
        /* 261(002 005) 001(dd) 120 : NOAPX,WIG,VEX,VAES,FUTURE */
        {I_VAESENCLAST, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58470, 436, 2884},
    /*   3 : VAESENCLAST ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38.wig dd /r     ] ND,VAES,FUTURE */
        /* 260(002 005) 001(dd) 110 : NOAPX,WIG,VEX,VAES,FUTURE */
        {I_VAESENCLAST, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58477, 436, 2884},
    /*   4 : VAESENCLAST xmmreg,xmmreg*,xmmrm128 [rvm:fv:   evex.nds.128.66.0f38.wig dd /r    ] AVX512,AVX512VL,VAES,FUTURE */
        /* 241(f2 7d 08) 301 001(dd) 120 : WIG,EVEX,PROT,AVX512,AVX512VL,VAES,FUTURE */
        {I_VAESENCLAST, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, NO_DECORATOR, nasm_bytecodes+25780, 437, 2891},
    /*   5 : VAESENCLAST xmmreg,xmmrm128 [r+vm:fv:   evex.nds.128.66.0f38.wig dd /r    ] ND,AVX512,AVX512VL,VAES,FUTURE */
        /* 240(f2 7d 08) 301 001(dd) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,VAES,FUTURE */
        {I_VAESENCLAST, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+25789, 437, 2891},
    /*   6 : VAESENCLAST ymmreg,ymmreg*,ymmrm256 [rvm:fv:   evex.nds.256.66.0f38.wig dd /r    ] AVX512,AVX512VL,VAES,FUTURE */
        /* 241(f2 7d 28) 301 001(dd) 120 : WIG,EVEX,PROT,AVX512,AVX512VL,VAES,FUTURE */
        {I_VAESENCLAST, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, NO_DECORATOR, nasm_bytecodes+25798, 437, 2892},
    /*   7 : VAESENCLAST ymmreg,ymmrm256 [r+vm:fv:   evex.nds.256.66.0f38.wig dd /r    ] ND,AVX512,AVX512VL,VAES,FUTURE */
        /* 240(f2 7d 28) 301 001(dd) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,VAES,FUTURE */
        {I_VAESENCLAST, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, NO_DECORATOR, nasm_bytecodes+25807, 437, 2892},
    /*   8 : VAESENCLAST zmmreg,zmmreg*,zmmrm512 [rvm:fv:   evex.nds.512.66.0f38.wig dd /r    ] AVX512,VAES,FUTURE */
        /* 241(f2 7d 48) 301 001(dd) 120 : WIG,EVEX,PROT,AVX512,VAES,FUTURE */
        {I_VAESENCLAST, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, NO_DECORATOR, nasm_bytecodes+25906, 438, 2900},
    /*   9 : VAESENCLAST zmmreg,zmmrm512 [r+vm:fv:   evex.nds.512.66.0f38.wig dd /r    ] ND,AVX512,VAES,FUTURE */
        /* 240(f2 7d 48) 301 001(dd) 110 : WIG,EVEX,PROT,AVX512,VAES,FUTURE */
        {I_VAESENCLAST, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, NO_DECORATOR, nasm_bytecodes+25915, 438, 2900},
};

static const struct itemplate instrux_VAESDEC[10] = {
    /*   0 : VAESDEC xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 de /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(de) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VAESDEC, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58421, 432, 2862},
    /*   1 : VAESDEC xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 de /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(de) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VAESDEC, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58428, 432, 2862},
    /*   2 : VAESDEC ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38.wig de /r     ] VAES,FUTURE */
        /* 261(002 005) 001(de) 120 : NOAPX,WIG,VEX,VAES,FUTURE */
        {I_VAESDEC, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58484, 436, 2885},
    /*   3 : VAESDEC ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38.wig de /r     ] ND,VAES,FUTURE */
        /* 260(002 005) 001(de) 110 : NOAPX,WIG,VEX,VAES,FUTURE */
        {I_VAESDEC, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58491, 436, 2885},
    /*   4 : VAESDEC xmmreg,xmmreg*,xmmrm128 [rvm:fv:   evex.nds.128.66.0f38.wig de /r    ] AVX512,AVX512VL,VAES,FUTURE */
        /* 241(f2 7d 08) 301 001(de) 120 : WIG,EVEX,PROT,AVX512,AVX512VL,VAES,FUTURE */
        {I_VAESDEC, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, NO_DECORATOR, nasm_bytecodes+25816, 437, 2893},
    /*   5 : VAESDEC xmmreg,xmmrm128 [r+vm:fv:   evex.nds.128.66.0f38.wig de /r    ] ND,AVX512,AVX512VL,VAES,FUTURE */
        /* 240(f2 7d 08) 301 001(de) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,VAES,FUTURE */
        {I_VAESDEC, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+25825, 437, 2893},
    /*   6 : VAESDEC ymmreg,ymmreg*,ymmrm256 [rvm:fv:   evex.nds.256.66.0f38.wig de /r    ] AVX512,AVX512VL,VAES,FUTURE */
        /* 241(f2 7d 28) 301 001(de) 120 : WIG,EVEX,PROT,AVX512,AVX512VL,VAES,FUTURE */
        {I_VAESDEC, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, NO_DECORATOR, nasm_bytecodes+25834, 437, 2894},
    /*   7 : VAESDEC ymmreg,ymmrm256 [r+vm:fv:   evex.nds.256.66.0f38.wig de /r    ] ND,AVX512,AVX512VL,VAES,FUTURE */
        /* 240(f2 7d 28) 301 001(de) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,VAES,FUTURE */
        {I_VAESDEC, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, NO_DECORATOR, nasm_bytecodes+25843, 437, 2894},
    /*   8 : VAESDEC zmmreg,zmmreg*,zmmrm512 [rvm:fv:   evex.nds.512.66.0f38.wig de /r    ] AVX512,VAES,FUTURE */
        /* 241(f2 7d 48) 301 001(de) 120 : WIG,EVEX,PROT,AVX512,VAES,FUTURE */
        {I_VAESDEC, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, NO_DECORATOR, nasm_bytecodes+25924, 438, 2901},
    /*   9 : VAESDEC zmmreg,zmmrm512 [r+vm:fv:   evex.nds.512.66.0f38.wig de /r    ] ND,AVX512,VAES,FUTURE */
        /* 240(f2 7d 48) 301 001(de) 110 : WIG,EVEX,PROT,AVX512,VAES,FUTURE */
        {I_VAESDEC, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, NO_DECORATOR, nasm_bytecodes+25933, 438, 2901},
};

static const struct itemplate instrux_VAESDECLAST[10] = {
    /*   0 : VAESDECLAST xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 df /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(df) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VAESDECLAST, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58435, 432, 2863},
    /*   1 : VAESDECLAST xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 df /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(df) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VAESDECLAST, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58442, 432, 2863},
    /*   2 : VAESDECLAST ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38.wig df /r     ] VAES,FUTURE */
        /* 261(002 005) 001(df) 120 : NOAPX,WIG,VEX,VAES,FUTURE */
        {I_VAESDECLAST, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58498, 436, 2886},
    /*   3 : VAESDECLAST ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38.wig df /r     ] ND,VAES,FUTURE */
        /* 260(002 005) 001(df) 110 : NOAPX,WIG,VEX,VAES,FUTURE */
        {I_VAESDECLAST, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58505, 436, 2886},
    /*   4 : VAESDECLAST xmmreg,xmmreg*,xmmrm128 [rvm:fv:   evex.nds.128.66.0f38.wig df /r    ] AVX512,AVX512VL,VAES,FUTURE */
        /* 241(f2 7d 08) 301 001(df) 120 : WIG,EVEX,PROT,AVX512,AVX512VL,VAES,FUTURE */
        {I_VAESDECLAST, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, NO_DECORATOR, nasm_bytecodes+25852, 437, 2895},
    /*   5 : VAESDECLAST xmmreg,xmmrm128 [r+vm:fv:   evex.nds.128.66.0f38.wig df /r    ] ND,AVX512,AVX512VL,VAES,FUTURE */
        /* 240(f2 7d 08) 301 001(df) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,VAES,FUTURE */
        {I_VAESDECLAST, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+25861, 437, 2895},
    /*   6 : VAESDECLAST ymmreg,ymmreg*,ymmrm256 [rvm:fv:   evex.nds.256.66.0f38.wig df /r    ] AVX512,AVX512VL,VAES,FUTURE */
        /* 241(f2 7d 28) 301 001(df) 120 : WIG,EVEX,PROT,AVX512,AVX512VL,VAES,FUTURE */
        {I_VAESDECLAST, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, NO_DECORATOR, nasm_bytecodes+25870, 437, 2896},
    /*   7 : VAESDECLAST ymmreg,ymmrm256 [r+vm:fv:   evex.nds.256.66.0f38.wig df /r    ] ND,AVX512,AVX512VL,VAES,FUTURE */
        /* 240(f2 7d 28) 301 001(df) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,VAES,FUTURE */
        {I_VAESDECLAST, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, NO_DECORATOR, nasm_bytecodes+25879, 437, 2896},
    /*   8 : VAESDECLAST zmmreg,zmmreg*,zmmrm512 [rvm:fv:   evex.nds.512.66.0f38.wig df /r    ] AVX512,VAES,FUTURE */
        /* 241(f2 7d 48) 301 001(df) 120 : WIG,EVEX,PROT,AVX512,VAES,FUTURE */
        {I_VAESDECLAST, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, NO_DECORATOR, nasm_bytecodes+25942, 438, 2902},
    /*   9 : VAESDECLAST zmmreg,zmmrm512 [r+vm:fv:   evex.nds.512.66.0f38.wig df /r    ] ND,AVX512,VAES,FUTURE */
        /* 240(f2 7d 48) 301 001(df) 110 : WIG,EVEX,PROT,AVX512,VAES,FUTURE */
        {I_VAESDECLAST, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, NO_DECORATOR, nasm_bytecodes+25951, 438, 2902},
};

static const struct itemplate instrux_VAESIMC[1] = {
    /*   0 : VAESIMC xmmreg,xmmrm128 [rm:       vex.128.66.0f38 db /r             ] AVX,SANDYBRIDGE */
        /* 270(002 001) 001(db) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VAESIMC, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58449, 432, 2864},
};

static const struct itemplate instrux_VAESKEYGENASSIST[1] = {
    /*   0 : VAESKEYGENASSIST xmmreg,xmmrm128,imm8 [rmi:      vex.128.66.0f3a df /r ib          ] AVX,SANDYBRIDGE */
        /* 270(003 001) 001(df) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VAESKEYGENASSIST, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51739, 432, 2865},
};

static const struct itemplate instrux_AESDEC128KL[1] = {
    /*   0 : AESDEC128KL xmmreg,mem [rm:       f3 0f38 dd /r                     ] FL,AESKLE,FUTURE */
        /* 333 356 001(dd) 110 : NOAPX,FL,AESKLE,FUTURE */
        {I_AESDEC128KL, 2, {XMMREG|RN_L16,MEMORY|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69903, 433, 2868},
};

static const struct itemplate instrux_AESDEC256KL[1] = {
    /*   0 : AESDEC256KL xmmreg,mem512 [rm:       f3 0f38 df /r                     ] FL,AESKLE,FUTURE */
        /* 333 356 001(df) 110 : NOAPX,FL,AESKLE,FUTURE */
        {I_AESDEC256KL, 2, {XMMREG|RN_L16,MEMORY|BITS512|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69909, 433, 2869},
};

static const struct itemplate instrux_AESENC128KL[1] = {
    /*   0 : AESENC128KL xmmreg,mem [rm:       f3 0f38 dc /r                     ] FL,AESKLE,FUTURE */
        /* 333 356 001(dc) 110 : NOAPX,FL,AESKLE,FUTURE */
        {I_AESENC128KL, 2, {XMMREG|RN_L16,MEMORY|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69915, 433, 2870},
};

static const struct itemplate instrux_AESENC256KL[1] = {
    /*   0 : AESENC256KL xmmreg,mem512 [rm:       f3 0f38 de /r                     ] FL,AESKLE,FUTURE */
        /* 333 356 001(de) 110 : NOAPX,FL,AESKLE,FUTURE */
        {I_AESENC256KL, 2, {XMMREG|RN_L16,MEMORY|BITS512|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69921, 433, 2871},
};

static const struct itemplate instrux_ENCODEKEY128[1] = {
    /*   0 : ENCODEKEY128 reg32,reg32 [rm:       f3 0f38 fa /r                     ] AESKLE,FUTURE */
        /* 333 356 001(fa) 110 : NOAPX,AESKLE,FUTURE */
        {I_ENCODEKEY128, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69927, 434, 2872},
};

static const struct itemplate instrux_ENCODEKEY256[1] = {
    /*   0 : ENCODEKEY256 reg32,reg32 [rm:       f3 0f38 fb /r                     ] AESKLE,FUTURE */
        /* 333 356 001(fb) 110 : NOAPX,AESKLE,FUTURE */
        {I_ENCODEKEY256, 2, {REG_GPR|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69933, 434, 2873},
};

static const struct itemplate instrux_LOADIWKEY[1] = {
    /*   0 : LOADIWKEY xmmreg,xmmreg [rm:       f3 0f38 dc /r                     ] FL,AESKLE,FUTURE */
        /* 333 356 001(dc) 110 : NOAPX,FL,AESKLE,FUTURE */
        {I_LOADIWKEY, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+69915, 433, 2874},
};

static const struct itemplate instrux_AESDECWIDE128KL[1] = {
    /*   0 : AESDECWIDE128KL mem [m:        f3 0f38 d8 /1                     ] FL,AESKLEWIDE_KL,FUTURE */
        /* 333 356 001(d8) 201 : NOAPX,FL,AESKLEWIDE_KL,FUTURE */
        {I_AESDECWIDE128KL, 1, {MEMORY|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69939, 435, 2875},
};

static const struct itemplate instrux_AESDECWIDE256KL[1] = {
    /*   0 : AESDECWIDE256KL mem512 [m:        f3 0f38 d8 /3                     ] FL,AESKLEWIDE_KL,FUTURE */
        /* 333 356 001(d8) 203 : NOAPX,FL,AESKLEWIDE_KL,FUTURE */
        {I_AESDECWIDE256KL, 1, {MEMORY|BITS512|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69945, 435, 2876},
};

static const struct itemplate instrux_AESENCWIDE128KL[1] = {
    /*   0 : AESENCWIDE128KL mem [m:        f3 0f38 d8 /0                     ] FL,AESKLEWIDE_KL,FUTURE */
        /* 333 356 001(d8) 200 : NOAPX,FL,AESKLEWIDE_KL,FUTURE */
        {I_AESENCWIDE128KL, 1, {MEMORY|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69951, 435, 2877},
};

static const struct itemplate instrux_AESENCWIDE256KL[1] = {
    /*   0 : AESENCWIDE256KL mem512 [m:        f3 0f38 d8 /2                     ] FL,AESKLEWIDE_KL,FUTURE */
        /* 333 356 001(d8) 202 : NOAPX,FL,AESKLEWIDE_KL,FUTURE */
        {I_AESENCWIDE256KL, 1, {MEMORY|BITS512|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69957, 435, 2878},
};

static const struct itemplate instrux_VADDPD[10] = {
    /*   0 : VADDPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 58 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(58) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VADDPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58512, 432, 2905},
    /*   1 : VADDPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 58 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(58) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VADDPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58519, 432, 2905},
    /*   2 : VADDPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 58 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(58) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VADDPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58526, 432, 2906},
    /*   3 : VADDPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 58 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(58) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VADDPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58533, 432, 2906},
    /*   4 : VADDPD xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f.w1 58 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(58) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VADDPD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+30388, 542, 4716},
    /*   5 : VADDPD xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f.w1 58 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(58) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VADDPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+30397, 542, 4716},
    /*   6 : VADDPD ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f.w1 58 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(58) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VADDPD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+30406, 542, 4717},
    /*   7 : VADDPD ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f.w1 58 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(58) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VADDPD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+30415, 542, 4717},
    /*   8 : VADDPD zmmreg|mask|z,zmmreg*,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f.w1 58 /r       ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(58) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VADDPD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+30424, 543, 4718},
    /*   9 : VADDPD zmmreg|mask|z,zmmrm512|b64|er [r+vm:fv:   evex.nds.512.66.0f.w1 58 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(58) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VADDPD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|ER,0,0,0}, nasm_bytecodes+30433, 543, 4718},
};

static const struct itemplate instrux_VADDPS[10] = {
    /*   0 : VADDPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f 58 /r              ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(58) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VADDPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58540, 432, 2907},
    /*   1 : VADDPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f 58 /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(58) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VADDPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58547, 432, 2907},
    /*   2 : VADDPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f 58 /r              ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(58) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VADDPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58554, 432, 2908},
    /*   3 : VADDPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f 58 /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(58) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VADDPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58561, 432, 2908},
    /*   4 : VADDPS xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.0f.w0 58 /r          ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(58) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VADDPS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+30442, 542, 4719},
    /*   5 : VADDPS xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.0f.w0 58 /r          ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7c 08) 301 001(58) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VADDPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+30451, 542, 4719},
    /*   6 : VADDPS ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.0f.w0 58 /r          ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(58) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VADDPS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+30460, 542, 4720},
    /*   7 : VADDPS ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.0f.w0 58 /r          ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7c 28) 301 001(58) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VADDPS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+30469, 542, 4720},
    /*   8 : VADDPS zmmreg|mask|z,zmmreg*,zmmrm512|b32|er [rvm:fv:   evex.nds.512.0f.w0 58 /r          ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(58) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VADDPS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+30478, 543, 4721},
    /*   9 : VADDPS zmmreg|mask|z,zmmrm512|b32|er [r+vm:fv:   evex.nds.512.0f.w0 58 /r          ] ND,AVX512,FUTURE */
        /* 240(f1 7c 48) 301 001(58) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VADDPS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+30487, 543, 4721},
};

static const struct itemplate instrux_VADDSD[4] = {
    /*   0 : VADDSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f 58 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(58) 120 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VADDSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58568, 439, 2909},
    /*   1 : VADDSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f 58 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(58) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VADDSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58575, 439, 2909},
    /*   2 : VADDSD xmmreg|mask|z,xmmreg*,xmmrm64|er [rvm:t1s:  evex.nds.lig.f2.0f.w1 58 /r       ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(58) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VADDSD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+30496, 544, 4722},
    /*   3 : VADDSD xmmreg|mask|z,xmmrm64|er [r+vm:t1s:  evex.nds.lig.f2.0f.w1 58 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 ff 08) 306 001(58) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VADDSD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+30505, 544, 4722},
};

static const struct itemplate instrux_VADDSS[4] = {
    /*   0 : VADDSS xmmreg,xmmreg*,xmmrm32 [rvm:      vex.nds.lig.f3.0f 58 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(58) 120 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VADDSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58582, 439, 2910},
    /*   1 : VADDSS xmmreg,xmmrm32 [r+vm:      vex.nds.lig.f3.0f 58 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(58) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VADDSS, 2, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58589, 439, 2910},
    /*   2 : VADDSS xmmreg|mask|z,xmmreg*,xmmrm32|er [rvm:t1s:  evex.nds.lig.f3.0f.w0 58 /r       ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(58) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VADDSS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+30514, 544, 4723},
    /*   3 : VADDSS xmmreg|mask|z,xmmrm32|er [r+vm:t1s:  evex.nds.lig.f3.0f.w0 58 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7e 08) 306 001(58) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VADDSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+30523, 544, 4723},
};

static const struct itemplate instrux_VADDSUBPD[4] = {
    /*   0 : VADDSUBPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f d0 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(d0) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VADDSUBPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58596, 432, 2911},
    /*   1 : VADDSUBPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f d0 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(d0) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VADDSUBPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58603, 432, 2911},
    /*   2 : VADDSUBPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f d0 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(d0) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VADDSUBPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58610, 432, 2912},
    /*   3 : VADDSUBPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f d0 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(d0) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VADDSUBPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58617, 432, 2912},
};

static const struct itemplate instrux_VADDSUBPS[4] = {
    /*   0 : VADDSUBPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.f2.0f d0 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(d0) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VADDSUBPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58624, 432, 2913},
    /*   1 : VADDSUBPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.f2.0f d0 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(d0) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VADDSUBPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58631, 432, 2913},
    /*   2 : VADDSUBPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.f2.0f d0 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 007) 001(d0) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VADDSUBPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58638, 432, 2914},
    /*   3 : VADDSUBPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.f2.0f d0 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 007) 001(d0) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VADDSUBPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58645, 432, 2914},
};

static const struct itemplate instrux_VANDPD[10] = {
    /*   0 : VANDPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 54 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(54) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VANDPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58652, 432, 2915},
    /*   1 : VANDPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 54 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(54) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VANDPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58659, 432, 2915},
    /*   2 : VANDPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 54 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(54) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VANDPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58666, 432, 2916},
    /*   3 : VANDPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 54 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(54) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VANDPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58673, 432, 2916},
    /*   4 : VANDPD xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f.w1 54 /r       ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f1 fd 08) 301 001(54) 120 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VANDPD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+30640, 545, 4736},
    /*   5 : VANDPD xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f.w1 54 /r       ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f1 fd 08) 301 001(54) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VANDPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+30649, 545, 4736},
    /*   6 : VANDPD ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f.w1 54 /r       ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f1 fd 28) 301 001(54) 120 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VANDPD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+30658, 545, 4737},
    /*   7 : VANDPD ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f.w1 54 /r       ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f1 fd 28) 301 001(54) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VANDPD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+30667, 545, 4737},
    /*   8 : VANDPD zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f.w1 54 /r       ] AVX512DQ,FUTURE */
        /* 241(f1 fd 48) 301 001(54) 120 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VANDPD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+30676, 546, 4738},
    /*   9 : VANDPD zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f.w1 54 /r       ] ND,AVX512DQ,FUTURE */
        /* 240(f1 fd 48) 301 001(54) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VANDPD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+30685, 546, 4738},
};

static const struct itemplate instrux_VANDPS[10] = {
    /*   0 : VANDPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f 54 /r              ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(54) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VANDPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58680, 432, 2917},
    /*   1 : VANDPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f 54 /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(54) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VANDPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58687, 432, 2917},
    /*   2 : VANDPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f 54 /r              ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(54) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VANDPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58694, 432, 2918},
    /*   3 : VANDPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f 54 /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(54) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VANDPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58701, 432, 2918},
    /*   4 : VANDPS xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.0f.w0 54 /r          ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f1 7c 08) 301 001(54) 120 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VANDPS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+30694, 545, 4739},
    /*   5 : VANDPS xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.0f.w0 54 /r          ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f1 7c 08) 301 001(54) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VANDPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+30703, 545, 4739},
    /*   6 : VANDPS ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.0f.w0 54 /r          ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f1 7c 28) 301 001(54) 120 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VANDPS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+30712, 545, 4740},
    /*   7 : VANDPS ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.0f.w0 54 /r          ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f1 7c 28) 301 001(54) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VANDPS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+30721, 545, 4740},
    /*   8 : VANDPS zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.0f.w0 54 /r          ] AVX512DQ,FUTURE */
        /* 241(f1 7c 48) 301 001(54) 120 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VANDPS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+30730, 546, 4741},
    /*   9 : VANDPS zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.0f.w0 54 /r          ] ND,AVX512DQ,FUTURE */
        /* 240(f1 7c 48) 301 001(54) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VANDPS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+30739, 546, 4741},
};

static const struct itemplate instrux_VANDNPD[10] = {
    /*   0 : VANDNPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 55 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(55) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VANDNPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58708, 432, 2919},
    /*   1 : VANDNPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 55 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(55) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VANDNPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58715, 432, 2919},
    /*   2 : VANDNPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 55 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(55) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VANDNPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58722, 432, 2920},
    /*   3 : VANDNPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 55 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(55) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VANDNPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58729, 432, 2920},
    /*   4 : VANDNPD xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f.w1 55 /r       ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f1 fd 08) 301 001(55) 120 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VANDNPD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+30532, 545, 4730},
    /*   5 : VANDNPD xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f.w1 55 /r       ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f1 fd 08) 301 001(55) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VANDNPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+30541, 545, 4730},
    /*   6 : VANDNPD ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f.w1 55 /r       ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f1 fd 28) 301 001(55) 120 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VANDNPD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+30550, 545, 4731},
    /*   7 : VANDNPD ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f.w1 55 /r       ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f1 fd 28) 301 001(55) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VANDNPD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+30559, 545, 4731},
    /*   8 : VANDNPD zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f.w1 55 /r       ] AVX512DQ,FUTURE */
        /* 241(f1 fd 48) 301 001(55) 120 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VANDNPD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+30568, 546, 4732},
    /*   9 : VANDNPD zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f.w1 55 /r       ] ND,AVX512DQ,FUTURE */
        /* 240(f1 fd 48) 301 001(55) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VANDNPD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+30577, 546, 4732},
};

static const struct itemplate instrux_VANDNPS[10] = {
    /*   0 : VANDNPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f 55 /r              ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(55) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VANDNPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58736, 432, 2921},
    /*   1 : VANDNPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f 55 /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(55) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VANDNPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58743, 432, 2921},
    /*   2 : VANDNPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f 55 /r              ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(55) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VANDNPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58750, 432, 2922},
    /*   3 : VANDNPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f 55 /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(55) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VANDNPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58757, 432, 2922},
    /*   4 : VANDNPS xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.0f.w0 55 /r          ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f1 7c 08) 301 001(55) 120 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VANDNPS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+30586, 545, 4733},
    /*   5 : VANDNPS xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.0f.w0 55 /r          ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f1 7c 08) 301 001(55) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VANDNPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+30595, 545, 4733},
    /*   6 : VANDNPS ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.0f.w0 55 /r          ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f1 7c 28) 301 001(55) 120 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VANDNPS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+30604, 545, 4734},
    /*   7 : VANDNPS ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.0f.w0 55 /r          ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f1 7c 28) 301 001(55) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VANDNPS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+30613, 545, 4734},
    /*   8 : VANDNPS zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.0f.w0 55 /r          ] AVX512DQ,FUTURE */
        /* 241(f1 7c 48) 301 001(55) 120 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VANDNPS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+30622, 546, 4735},
    /*   9 : VANDNPS zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.0f.w0 55 /r          ] ND,AVX512DQ,FUTURE */
        /* 240(f1 7c 48) 301 001(55) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VANDNPS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+30631, 546, 4735},
};

static const struct itemplate instrux_VBLENDPD[4] = {
    /*   0 : VBLENDPD xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     vex.nds.128.66.0f3a 0d /r ib      ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(0d) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VBLENDPD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+51747, 432, 2923},
    /*   1 : VBLENDPD xmmreg,xmmrm128,imm8 [r+vmi:     vex.nds.128.66.0f3a 0d /r ib      ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(0d) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VBLENDPD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51755, 432, 2923},
    /*   2 : VBLENDPD ymmreg,ymmreg*,ymmrm256,imm8 [rvmi:     vex.nds.256.66.0f3a 0d /r ib      ] AVX,SANDYBRIDGE */
        /* 261(003 005) 001(0d) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VBLENDPD, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+51763, 432, 2924},
    /*   3 : VBLENDPD ymmreg,ymmrm256,imm8 [r+vmi:     vex.nds.256.66.0f3a 0d /r ib      ] ND,AVX,SANDYBRIDGE */
        /* 260(003 005) 001(0d) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VBLENDPD, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51771, 432, 2924},
};

static const struct itemplate instrux_VBLENDPS[4] = {
    /*   0 : VBLENDPS xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     vex.nds.128.66.0f3a 0c /r ib      ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(0c) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VBLENDPS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+51779, 432, 2925},
    /*   1 : VBLENDPS xmmreg,xmmrm128,imm8 [r+vmi:     vex.nds.128.66.0f3a 0c /r ib      ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(0c) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VBLENDPS, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51787, 432, 2925},
    /*   2 : VBLENDPS ymmreg,ymmreg*,ymmrm256,imm8 [rvmi:     vex.nds.256.66.0f3a 0c /r ib      ] AVX,SANDYBRIDGE */
        /* 261(003 005) 001(0c) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VBLENDPS, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+51795, 432, 2926},
    /*   3 : VBLENDPS ymmreg,ymmrm256,imm8 [r+vmi:     vex.nds.256.66.0f3a 0c /r ib      ] ND,AVX,SANDYBRIDGE */
        /* 260(003 005) 001(0c) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VBLENDPS, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51803, 432, 2926},
};

static const struct itemplate instrux_VBLENDVPD[4] = {
    /*   0 : VBLENDVPD xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     vex.nds.128.66.0f3a.w0 4b /r /is4 ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(4b) 120 177 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VBLENDVPD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+51811, 440, 2927},
    /*   1 : VBLENDVPD xmmreg,xmmrm128,xmmreg [r+vms:     vex.nds.128.66.0f3a.w0 4b /r /is4 ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(4b) 110 176 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VBLENDVPD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+51819, 440, 2927},
    /*   2 : VBLENDVPD ymmreg,ymmreg*,ymmrm256,ymmreg [rvms:     vex.nds.256.66.0f3a.w0 4b /r /is4 ] AVX,SANDYBRIDGE */
        /* 261(003 005) 001(4b) 120 177 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VBLENDVPD, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+51827, 440, 2928},
    /*   3 : VBLENDVPD ymmreg,ymmrm256,ymmreg [r+vms:     vex.nds.256.66.0f3a.w0 4b /r /is4 ] ND,AVX,SANDYBRIDGE */
        /* 260(003 005) 001(4b) 110 176 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VBLENDVPD, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+51835, 440, 2928},
};

static const struct itemplate instrux_VBLENDVPS[4] = {
    /*   0 : VBLENDVPS xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     vex.nds.128.66.0f3a.w0 4a /r /is4 ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(4a) 120 177 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VBLENDVPS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+51843, 440, 2929},
    /*   1 : VBLENDVPS xmmreg,xmmrm128,xmmreg [r+vms:     vex.nds.128.66.0f3a.w0 4a /r /is4 ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(4a) 110 176 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VBLENDVPS, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+51851, 440, 2929},
    /*   2 : VBLENDVPS ymmreg,ymmreg*,ymmrm256,ymmreg [rvms:     vex.nds.256.66.0f3a.w0 4a /r /is4 ] AVX,SANDYBRIDGE */
        /* 261(003 005) 001(4a) 120 177 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VBLENDVPS, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+51859, 440, 2930},
    /*   3 : VBLENDVPS ymmreg,ymmrm256,ymmreg [r+vms:     vex.nds.256.66.0f3a.w0 4a /r /is4 ] ND,AVX,SANDYBRIDGE */
        /* 260(003 005) 001(4a) 110 176 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VBLENDVPS, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+51867, 440, 2930},
};

static const struct itemplate instrux_VBROADCASTSS[10] = {
    /*   0 : VBROADCASTSS xmmreg,mem32 [rm:       vex.128.66.0f38.w0 18 /r          ] AVX,SANDYBRIDGE */
        /* 270(002 001) 001(18) 110 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VBROADCASTSS, 2, {XMMREG|RN_L16,MEMORY|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58764, 440, 2931},
    /*   1 : VBROADCASTSS ymmreg,mem32 [rm:       vex.256.66.0f38.w0 18 /r          ] AVX,SANDYBRIDGE */
        /* 270(002 005) 001(18) 110 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VBROADCASTSS, 2, {YMMREG|RN_L16,MEMORY|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58771, 440, 2932},
    /*   2 : VBROADCASTSS xmmreg,xmmreg [rm:       vex.128.66.0f38.w0 18 /r          ] AVX2,FUTURE */
        /* 270(002 001) 001(18) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VBROADCASTSS, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58764, 467, 4210},
    /*   3 : VBROADCASTSS ymmreg,xmmreg [rm:       vex.256.66.0f38.w0 18 /r          ] AVX2,FUTURE */
        /* 270(002 005) 001(18) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VBROADCASTSS, 2, {YMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58771, 467, 4211},
    /*   4 : VBROADCASTSS xmmreg|mask|z,mem32 [rm:t1s:   evex.128.66.0f38.w0 18 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 306 001(18) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VBROADCASTSS, 2, {XMMREG,MEMORY|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30991, 542, 4769},
    /*   5 : VBROADCASTSS ymmreg|mask|z,mem32 [rm:t1s:   evex.256.66.0f38.w0 18 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 306 001(18) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VBROADCASTSS, 2, {YMMREG,MEMORY|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+31000, 542, 4770},
    /*   6 : VBROADCASTSS zmmreg|mask|z,mem32 [rm:t1s:   evex.512.66.0f38.w0 18 /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 306 001(18) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VBROADCASTSS, 2, {ZMMREG,MEMORY|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+31009, 543, 4771},
    /*   7 : VBROADCASTSS xmmreg|mask|z,xmmreg [rm:       evex.128.66.0f38.w0 18 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 300 001(18) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VBROADCASTSS, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+31018, 542, 4772},
    /*   8 : VBROADCASTSS ymmreg|mask|z,xmmreg [rm:       evex.256.66.0f38.w0 18 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 300 001(18) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VBROADCASTSS, 2, {YMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+31027, 542, 4773},
    /*   9 : VBROADCASTSS zmmreg|mask|z,xmmreg [rm:       evex.512.66.0f38.w0 18 /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 300 001(18) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VBROADCASTSS, 2, {ZMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+31036, 543, 4774},
};

static const struct itemplate instrux_VBROADCASTSD[6] = {
    /*   0 : VBROADCASTSD ymmreg,mem64 [rm:       vex.256.66.0f38.w0 19 /r          ] AVX,SANDYBRIDGE */
        /* 270(002 005) 001(19) 110 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VBROADCASTSD, 2, {YMMREG|RN_L16,MEMORY|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58778, 440, 2933},
    /*   1 : VBROADCASTSD ymmreg,xmmreg [rm:       vex.256.66.0f38.w0 19 /r          ] AVX2,FUTURE */
        /* 270(002 005) 001(19) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VBROADCASTSD, 2, {YMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58778, 467, 4212},
    /*   2 : VBROADCASTSD ymmreg|mask|z,mem64 [rm:t1s:   evex.256.66.0f38.w1 19 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 28) 306 001(19) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VBROADCASTSD, 2, {YMMREG,MEMORY|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30955, 542, 4765},
    /*   3 : VBROADCASTSD zmmreg|mask|z,mem64 [rm:t1s:   evex.512.66.0f38.w1 19 /r         ] AVX512,FUTURE */
        /* 250(f2 fd 48) 306 001(19) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VBROADCASTSD, 2, {ZMMREG,MEMORY|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30964, 543, 4766},
    /*   4 : VBROADCASTSD ymmreg|mask|z,xmmreg [rm:       evex.256.66.0f38.w1 19 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 28) 300 001(19) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VBROADCASTSD, 2, {YMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30973, 542, 4767},
    /*   5 : VBROADCASTSD zmmreg|mask|z,xmmreg [rm:       evex.512.66.0f38.w1 19 /r         ] AVX512,FUTURE */
        /* 250(f2 fd 48) 300 001(19) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VBROADCASTSD, 2, {ZMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30982, 543, 4768},
};

static const struct itemplate instrux_VBROADCASTF128[1] = {
    /*   0 : VBROADCASTF128 ymmreg,mem128 [rm:       vex.256.66.0f38.w0 1a /r          ] AVX,SANDYBRIDGE */
        /* 270(002 005) 001(1a) 110 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VBROADCASTF128, 2, {YMMREG|RN_L16,MEMORY|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58785, 440, 2934},
};

static const struct itemplate instrux_VCMPEQ_OSPD[11] = {
    /*   0 : VCMPEQ_OSPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 10        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(10) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+25960, 432, 2936},
    /*   1 : VCMPEQ_OSPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 10        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(10) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+25969, 432, 2936},
    /*   2 : VCMPEQ_OSPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 10        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(10) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+25978, 432, 2937},
    /*   3 : VCMPEQ_OSPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 10        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(10) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+25987, 432, 2937},
    /*   4 : VCMPEQ_OSPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 10        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(10) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+25960, 432, 2996},
    /*   5 : VCMPEQ_OSPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 10        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(10) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+25969, 432, 2996},
    /*   6 : VCMPEQ_OSPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 10        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(10) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+25978, 432, 2997},
    /*   7 : VCMPEQ_OSPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 10        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(10) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+25987, 432, 2997},
    /*   8 : VCMPEQ_OSPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 10    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(10) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPEQ_OSPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6151, 542, 5015},
    /*   9 : VCMPEQ_OSPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 10    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(10) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPEQ_OSPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6162, 542, 5016},
    /*  10 : VCMPEQ_OSPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 10    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(10) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPEQ_OSPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+6173, 543, 5017},
};

static const struct itemplate instrux_VCMPEQPD[7] = {
    /*   0 : VCMPEQPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 00        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(00) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+25996, 432, 2938},
    /*   1 : VCMPEQPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 00        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(00) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26005, 432, 2938},
    /*   2 : VCMPEQPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 00        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(00) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26014, 432, 2939},
    /*   3 : VCMPEQPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 00        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(00) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26023, 432, 2939},
    /*   4 : VCMPEQPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 00    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(00) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPEQPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+4743, 542, 4775},
    /*   5 : VCMPEQPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 00    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(00) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPEQPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+4754, 542, 4776},
    /*   6 : VCMPEQPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 00    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(00) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPEQPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+4765, 543, 4777},
};

static const struct itemplate instrux_VCMPLT_OSPD[7] = {
    /*   0 : VCMPLT_OSPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 01        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(01) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OSPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26032, 432, 2940},
    /*   1 : VCMPLT_OSPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 01        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(01) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OSPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26041, 432, 2940},
    /*   2 : VCMPLT_OSPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 01        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(01) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OSPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26050, 432, 2941},
    /*   3 : VCMPLT_OSPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 01        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(01) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OSPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26059, 432, 2941},
    /*   4 : VCMPLT_OSPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 01    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(01) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLT_OSPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+4831, 542, 4799},
    /*   5 : VCMPLT_OSPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 01    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(01) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLT_OSPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+4842, 542, 4800},
    /*   6 : VCMPLT_OSPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 01    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(01) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLT_OSPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+4853, 543, 4801},
};

static const struct itemplate instrux_VCMPLTPD[7] = {
    /*   0 : VCMPLTPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 01        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(01) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLTPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26032, 432, 2942},
    /*   1 : VCMPLTPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 01        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(01) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLTPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26041, 432, 2942},
    /*   2 : VCMPLTPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 01        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(01) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLTPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26050, 432, 2943},
    /*   3 : VCMPLTPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 01        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(01) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLTPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26059, 432, 2943},
    /*   4 : VCMPLTPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 01    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(01) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLTPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+4831, 542, 4791},
    /*   5 : VCMPLTPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 01    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(01) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLTPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+4842, 542, 4792},
    /*   6 : VCMPLTPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 01    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(01) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLTPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+4853, 543, 4793},
};

static const struct itemplate instrux_VCMPLE_OSPD[7] = {
    /*   0 : VCMPLE_OSPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 02        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(02) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OSPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26068, 432, 2944},
    /*   1 : VCMPLE_OSPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 02        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(02) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OSPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26077, 432, 2944},
    /*   2 : VCMPLE_OSPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 02        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(02) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OSPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26086, 432, 2945},
    /*   3 : VCMPLE_OSPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 02        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(02) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OSPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26095, 432, 2945},
    /*   4 : VCMPLE_OSPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 02    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLE_OSPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+4919, 542, 4815},
    /*   5 : VCMPLE_OSPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 02    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLE_OSPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+4930, 542, 4816},
    /*   6 : VCMPLE_OSPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 02    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(02) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLE_OSPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+4941, 543, 4817},
};

static const struct itemplate instrux_VCMPLEPD[7] = {
    /*   0 : VCMPLEPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 02        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(02) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLEPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26068, 432, 2946},
    /*   1 : VCMPLEPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 02        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(02) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLEPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26077, 432, 2946},
    /*   2 : VCMPLEPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 02        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(02) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLEPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26086, 432, 2947},
    /*   3 : VCMPLEPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 02        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(02) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLEPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26095, 432, 2947},
    /*   4 : VCMPLEPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 02    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLEPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+4919, 542, 4807},
    /*   5 : VCMPLEPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 02    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLEPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+4930, 542, 4808},
    /*   6 : VCMPLEPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 02    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(02) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLEPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+4941, 543, 4809},
};

static const struct itemplate instrux_VCMPUNORD_QPD[7] = {
    /*   0 : VCMPUNORD_QPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 03        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(03) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_QPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26104, 432, 2948},
    /*   1 : VCMPUNORD_QPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 03        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(03) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_QPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26113, 432, 2948},
    /*   2 : VCMPUNORD_QPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 03        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(03) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_QPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26122, 432, 2949},
    /*   3 : VCMPUNORD_QPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 03        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(03) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_QPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26131, 432, 2949},
    /*   4 : VCMPUNORD_QPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 03    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(03) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPUNORD_QPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5007, 542, 4831},
    /*   5 : VCMPUNORD_QPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 03    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(03) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPUNORD_QPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5018, 542, 4832},
    /*   6 : VCMPUNORD_QPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 03    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(03) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPUNORD_QPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5029, 543, 4833},
};

static const struct itemplate instrux_VCMPUNORDPD[7] = {
    /*   0 : VCMPUNORDPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 03        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(03) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORDPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26104, 432, 2950},
    /*   1 : VCMPUNORDPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 03        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(03) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORDPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26113, 432, 2950},
    /*   2 : VCMPUNORDPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 03        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(03) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORDPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26122, 432, 2951},
    /*   3 : VCMPUNORDPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 03        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(03) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORDPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26131, 432, 2951},
    /*   4 : VCMPUNORDPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 03    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(03) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPUNORDPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5007, 542, 4823},
    /*   5 : VCMPUNORDPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 03    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(03) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPUNORDPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5018, 542, 4824},
    /*   6 : VCMPUNORDPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 03    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(03) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPUNORDPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5029, 543, 4825},
};

static const struct itemplate instrux_VCMPNEQ_UQPD[7] = {
    /*   0 : VCMPNEQ_UQPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 04        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(04) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_UQPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26140, 432, 2952},
    /*   1 : VCMPNEQ_UQPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 04        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(04) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_UQPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26149, 432, 2952},
    /*   2 : VCMPNEQ_UQPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 04        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(04) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_UQPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26158, 432, 2953},
    /*   3 : VCMPNEQ_UQPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 04        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(04) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_UQPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26167, 432, 2953},
    /*   4 : VCMPNEQ_UQPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 04    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(04) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNEQ_UQPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5095, 542, 4847},
    /*   5 : VCMPNEQ_UQPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 04    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(04) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNEQ_UQPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5106, 542, 4848},
    /*   6 : VCMPNEQ_UQPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 04    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(04) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNEQ_UQPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5117, 543, 4849},
};

static const struct itemplate instrux_VCMPNEQPD[7] = {
    /*   0 : VCMPNEQPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 04        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(04) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26140, 432, 2954},
    /*   1 : VCMPNEQPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 04        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(04) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26149, 432, 2954},
    /*   2 : VCMPNEQPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 04        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(04) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26158, 432, 2955},
    /*   3 : VCMPNEQPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 04        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(04) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26167, 432, 2955},
    /*   4 : VCMPNEQPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 04    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(04) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNEQPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5095, 542, 4839},
    /*   5 : VCMPNEQPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 04    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(04) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNEQPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5106, 542, 4840},
    /*   6 : VCMPNEQPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 04    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(04) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNEQPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5117, 543, 4841},
};

static const struct itemplate instrux_VCMPNLT_USPD[7] = {
    /*   0 : VCMPNLT_USPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 05        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(05) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_USPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26176, 432, 2956},
    /*   1 : VCMPNLT_USPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 05        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(05) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_USPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26185, 432, 2956},
    /*   2 : VCMPNLT_USPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 05        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(05) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_USPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26194, 432, 2957},
    /*   3 : VCMPNLT_USPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 05        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(05) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_USPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26203, 432, 2957},
    /*   4 : VCMPNLT_USPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 05    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLT_USPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5183, 542, 4863},
    /*   5 : VCMPNLT_USPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 05    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLT_USPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5194, 542, 4864},
    /*   6 : VCMPNLT_USPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 05    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(05) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLT_USPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5205, 543, 4865},
};

static const struct itemplate instrux_VCMPNLTPD[7] = {
    /*   0 : VCMPNLTPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 05        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(05) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLTPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26176, 432, 2958},
    /*   1 : VCMPNLTPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 05        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(05) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLTPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26185, 432, 2958},
    /*   2 : VCMPNLTPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 05        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(05) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLTPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26194, 432, 2959},
    /*   3 : VCMPNLTPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 05        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(05) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLTPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26203, 432, 2959},
    /*   4 : VCMPNLTPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 05    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLTPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5183, 542, 4855},
    /*   5 : VCMPNLTPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 05    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLTPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5194, 542, 4856},
    /*   6 : VCMPNLTPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 05    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(05) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLTPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5205, 543, 4857},
};

static const struct itemplate instrux_VCMPNLE_USPD[7] = {
    /*   0 : VCMPNLE_USPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 06        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(06) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_USPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26212, 432, 2960},
    /*   1 : VCMPNLE_USPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 06        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(06) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_USPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26221, 432, 2960},
    /*   2 : VCMPNLE_USPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 06        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(06) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_USPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26230, 432, 2961},
    /*   3 : VCMPNLE_USPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 06        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(06) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_USPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26239, 432, 2961},
    /*   4 : VCMPNLE_USPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 06    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLE_USPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5271, 542, 4879},
    /*   5 : VCMPNLE_USPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 06    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLE_USPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5282, 542, 4880},
    /*   6 : VCMPNLE_USPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 06    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(06) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLE_USPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5293, 543, 4881},
};

static const struct itemplate instrux_VCMPNLEPD[7] = {
    /*   0 : VCMPNLEPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 06        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(06) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLEPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26212, 432, 2962},
    /*   1 : VCMPNLEPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 06        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(06) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLEPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26221, 432, 2962},
    /*   2 : VCMPNLEPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 06        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(06) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLEPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26230, 432, 2963},
    /*   3 : VCMPNLEPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 06        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(06) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLEPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26239, 432, 2963},
    /*   4 : VCMPNLEPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 06    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLEPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5271, 542, 4871},
    /*   5 : VCMPNLEPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 06    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLEPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5282, 542, 4872},
    /*   6 : VCMPNLEPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 06    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(06) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLEPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5293, 543, 4873},
};

static const struct itemplate instrux_VCMPORD_QPD[7] = {
    /*   0 : VCMPORD_QPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 07        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(07) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_QPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26248, 432, 2964},
    /*   1 : VCMPORD_QPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 07        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(07) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_QPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26257, 432, 2964},
    /*   2 : VCMPORD_QPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 07        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(07) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_QPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26266, 432, 2965},
    /*   3 : VCMPORD_QPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 07        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(07) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_QPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26275, 432, 2965},
    /*   4 : VCMPORD_QPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 07    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(07) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPORD_QPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5359, 542, 4895},
    /*   5 : VCMPORD_QPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 07    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(07) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPORD_QPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5370, 542, 4896},
    /*   6 : VCMPORD_QPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 07    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(07) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPORD_QPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5381, 543, 4897},
};

static const struct itemplate instrux_VCMPORDPD[7] = {
    /*   0 : VCMPORDPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 07        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(07) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORDPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26248, 432, 2966},
    /*   1 : VCMPORDPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 07        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(07) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORDPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26257, 432, 2966},
    /*   2 : VCMPORDPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 07        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(07) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORDPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26266, 432, 2967},
    /*   3 : VCMPORDPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 07        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(07) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORDPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26275, 432, 2967},
    /*   4 : VCMPORDPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 07    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(07) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPORDPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5359, 542, 4887},
    /*   5 : VCMPORDPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 07    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(07) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPORDPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5370, 542, 4888},
    /*   6 : VCMPORDPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 07    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(07) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPORDPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5381, 543, 4889},
};

static const struct itemplate instrux_VCMPEQ_UQPD[7] = {
    /*   0 : VCMPEQ_UQPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 08        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(08) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_UQPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26284, 432, 2968},
    /*   1 : VCMPEQ_UQPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 08        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(08) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_UQPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26293, 432, 2968},
    /*   2 : VCMPEQ_UQPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 08        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(08) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_UQPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26302, 432, 2969},
    /*   3 : VCMPEQ_UQPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 08        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(08) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_UQPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26311, 432, 2969},
    /*   4 : VCMPEQ_UQPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 08    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(08) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPEQ_UQPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5447, 542, 4903},
    /*   5 : VCMPEQ_UQPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 08    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(08) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPEQ_UQPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5458, 542, 4904},
    /*   6 : VCMPEQ_UQPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 08    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(08) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPEQ_UQPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5469, 543, 4905},
};

static const struct itemplate instrux_VCMPNGE_USPD[7] = {
    /*   0 : VCMPNGE_USPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 09        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(09) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_USPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26320, 432, 2970},
    /*   1 : VCMPNGE_USPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 09        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(09) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_USPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26329, 432, 2970},
    /*   2 : VCMPNGE_USPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 09        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(09) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_USPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26338, 432, 2971},
    /*   3 : VCMPNGE_USPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 09        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(09) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_USPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26347, 432, 2971},
    /*   4 : VCMPNGE_USPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 09    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(09) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGE_USPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5535, 542, 4919},
    /*   5 : VCMPNGE_USPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 09    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(09) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGE_USPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5546, 542, 4920},
    /*   6 : VCMPNGE_USPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 09    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(09) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGE_USPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5557, 543, 4921},
};

static const struct itemplate instrux_VCMPNGEPD[7] = {
    /*   0 : VCMPNGEPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 09        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(09) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGEPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26320, 432, 2972},
    /*   1 : VCMPNGEPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 09        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(09) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGEPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26329, 432, 2972},
    /*   2 : VCMPNGEPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 09        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(09) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGEPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26338, 432, 2973},
    /*   3 : VCMPNGEPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 09        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(09) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGEPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26347, 432, 2973},
    /*   4 : VCMPNGEPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 09    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(09) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGEPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5535, 542, 4911},
    /*   5 : VCMPNGEPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 09    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(09) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGEPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5546, 542, 4912},
    /*   6 : VCMPNGEPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 09    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(09) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGEPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5557, 543, 4913},
};

static const struct itemplate instrux_VCMPNGT_USPD[7] = {
    /*   0 : VCMPNGT_USPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 0a        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(0a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_USPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26356, 432, 2974},
    /*   1 : VCMPNGT_USPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 0a        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(0a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_USPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26365, 432, 2974},
    /*   2 : VCMPNGT_USPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 0a        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(0a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_USPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26374, 432, 2975},
    /*   3 : VCMPNGT_USPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 0a        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(0a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_USPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26383, 432, 2975},
    /*   4 : VCMPNGT_USPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 0a    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(0a) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGT_USPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5623, 542, 4935},
    /*   5 : VCMPNGT_USPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 0a    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(0a) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGT_USPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5634, 542, 4936},
    /*   6 : VCMPNGT_USPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 0a    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(0a) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGT_USPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5645, 543, 4937},
};

static const struct itemplate instrux_VCMPNGTPD[7] = {
    /*   0 : VCMPNGTPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 0a        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(0a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGTPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26356, 432, 2976},
    /*   1 : VCMPNGTPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 0a        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(0a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGTPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26365, 432, 2976},
    /*   2 : VCMPNGTPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 0a        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(0a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGTPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26374, 432, 2977},
    /*   3 : VCMPNGTPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 0a        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(0a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGTPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26383, 432, 2977},
    /*   4 : VCMPNGTPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 0a    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(0a) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGTPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5623, 542, 4927},
    /*   5 : VCMPNGTPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 0a    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(0a) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGTPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5634, 542, 4928},
    /*   6 : VCMPNGTPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 0a    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(0a) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGTPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5645, 543, 4929},
};

static const struct itemplate instrux_VCMPFALSE_OQPD[7] = {
    /*   0 : VCMPFALSE_OQPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 0b        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(0b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OQPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26392, 432, 2978},
    /*   1 : VCMPFALSE_OQPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 0b        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(0b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OQPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26401, 432, 2978},
    /*   2 : VCMPFALSE_OQPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 0b        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(0b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OQPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26410, 432, 2979},
    /*   3 : VCMPFALSE_OQPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 0b        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(0b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OQPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26419, 432, 2979},
    /*   4 : VCMPFALSE_OQPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 0b    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(0b) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPFALSE_OQPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5711, 542, 4951},
    /*   5 : VCMPFALSE_OQPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 0b    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(0b) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPFALSE_OQPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5722, 542, 4952},
    /*   6 : VCMPFALSE_OQPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 0b    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(0b) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPFALSE_OQPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5733, 543, 4953},
};

static const struct itemplate instrux_VCMPFALSEPD[7] = {
    /*   0 : VCMPFALSEPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 0b        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(0b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSEPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26392, 432, 2980},
    /*   1 : VCMPFALSEPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 0b        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(0b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSEPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26401, 432, 2980},
    /*   2 : VCMPFALSEPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 0b        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(0b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSEPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26410, 432, 2981},
    /*   3 : VCMPFALSEPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 0b        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(0b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSEPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26419, 432, 2981},
    /*   4 : VCMPFALSEPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 0b    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(0b) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPFALSEPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5711, 542, 4943},
    /*   5 : VCMPFALSEPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 0b    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(0b) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPFALSEPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5722, 542, 4944},
    /*   6 : VCMPFALSEPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 0b    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(0b) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPFALSEPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5733, 543, 4945},
};

static const struct itemplate instrux_VCMPNEQ_OQPD[7] = {
    /*   0 : VCMPNEQ_OQPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 0c        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(0c) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OQPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26428, 432, 2982},
    /*   1 : VCMPNEQ_OQPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 0c        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(0c) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OQPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26437, 432, 2982},
    /*   2 : VCMPNEQ_OQPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 0c        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(0c) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OQPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26446, 432, 2983},
    /*   3 : VCMPNEQ_OQPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 0c        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(0c) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OQPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26455, 432, 2983},
    /*   4 : VCMPNEQ_OQPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 0c    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(0c) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNEQ_OQPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5799, 542, 4959},
    /*   5 : VCMPNEQ_OQPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 0c    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(0c) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNEQ_OQPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5810, 542, 4960},
    /*   6 : VCMPNEQ_OQPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 0c    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(0c) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNEQ_OQPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5821, 543, 4961},
};

static const struct itemplate instrux_VCMPGE_OSPD[7] = {
    /*   0 : VCMPGE_OSPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 0d        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(0d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OSPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26464, 432, 2984},
    /*   1 : VCMPGE_OSPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 0d        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(0d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OSPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26473, 432, 2984},
    /*   2 : VCMPGE_OSPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 0d        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(0d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OSPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26482, 432, 2985},
    /*   3 : VCMPGE_OSPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 0d        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(0d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OSPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26491, 432, 2985},
    /*   4 : VCMPGE_OSPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 0d    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(0d) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGE_OSPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5887, 542, 4975},
    /*   5 : VCMPGE_OSPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 0d    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(0d) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGE_OSPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5898, 542, 4976},
    /*   6 : VCMPGE_OSPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 0d    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(0d) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGE_OSPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5909, 543, 4977},
};

static const struct itemplate instrux_VCMPGEPD[7] = {
    /*   0 : VCMPGEPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 0d        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(0d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGEPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26464, 432, 2986},
    /*   1 : VCMPGEPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 0d        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(0d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGEPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26473, 432, 2986},
    /*   2 : VCMPGEPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 0d        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(0d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGEPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26482, 432, 2987},
    /*   3 : VCMPGEPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 0d        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(0d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGEPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26491, 432, 2987},
    /*   4 : VCMPGEPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 0d    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(0d) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGEPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5887, 542, 4967},
    /*   5 : VCMPGEPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 0d    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(0d) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGEPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5898, 542, 4968},
    /*   6 : VCMPGEPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 0d    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(0d) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGEPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5909, 543, 4969},
};

static const struct itemplate instrux_VCMPGT_OSPD[7] = {
    /*   0 : VCMPGT_OSPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 0e        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(0e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OSPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26500, 432, 2988},
    /*   1 : VCMPGT_OSPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 0e        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(0e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OSPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26509, 432, 2988},
    /*   2 : VCMPGT_OSPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 0e        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(0e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OSPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26518, 432, 2989},
    /*   3 : VCMPGT_OSPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 0e        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(0e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OSPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26527, 432, 2989},
    /*   4 : VCMPGT_OSPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 0e    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(0e) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGT_OSPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5975, 542, 4991},
    /*   5 : VCMPGT_OSPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 0e    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(0e) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGT_OSPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5986, 542, 4992},
    /*   6 : VCMPGT_OSPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 0e    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(0e) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGT_OSPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5997, 543, 4993},
};

static const struct itemplate instrux_VCMPGTPD[7] = {
    /*   0 : VCMPGTPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 0e        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(0e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGTPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26500, 432, 2990},
    /*   1 : VCMPGTPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 0e        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(0e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGTPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26509, 432, 2990},
    /*   2 : VCMPGTPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 0e        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(0e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGTPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26518, 432, 2991},
    /*   3 : VCMPGTPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 0e        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(0e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGTPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26527, 432, 2991},
    /*   4 : VCMPGTPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 0e    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(0e) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGTPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5975, 542, 4983},
    /*   5 : VCMPGTPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 0e    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(0e) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGTPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+5986, 542, 4984},
    /*   6 : VCMPGTPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 0e    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(0e) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGTPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+5997, 543, 4985},
};

static const struct itemplate instrux_VCMPTRUE_UQPD[7] = {
    /*   0 : VCMPTRUE_UQPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 0f        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(0f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_UQPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26536, 432, 2992},
    /*   1 : VCMPTRUE_UQPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 0f        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(0f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_UQPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26545, 432, 2992},
    /*   2 : VCMPTRUE_UQPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 0f        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(0f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_UQPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26554, 432, 2993},
    /*   3 : VCMPTRUE_UQPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 0f        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(0f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_UQPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26563, 432, 2993},
    /*   4 : VCMPTRUE_UQPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 0f    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(0f) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPTRUE_UQPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6063, 542, 5007},
    /*   5 : VCMPTRUE_UQPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 0f    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(0f) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPTRUE_UQPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6074, 542, 5008},
    /*   6 : VCMPTRUE_UQPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 0f    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(0f) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPTRUE_UQPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+6085, 543, 5009},
};

static const struct itemplate instrux_VCMPTRUEPD[7] = {
    /*   0 : VCMPTRUEPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 0f        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(0f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUEPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26536, 432, 2994},
    /*   1 : VCMPTRUEPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 0f        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(0f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUEPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26545, 432, 2994},
    /*   2 : VCMPTRUEPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 0f        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(0f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUEPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26554, 432, 2995},
    /*   3 : VCMPTRUEPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 0f        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(0f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUEPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26563, 432, 2995},
    /*   4 : VCMPTRUEPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 0f    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(0f) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPTRUEPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6063, 542, 4999},
    /*   5 : VCMPTRUEPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 0f    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(0f) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPTRUEPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6074, 542, 5000},
    /*   6 : VCMPTRUEPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 0f    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(0f) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPTRUEPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+6085, 543, 5001},
};

static const struct itemplate instrux_VCMPLT_OQPD[7] = {
    /*   0 : VCMPLT_OQPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 11        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(11) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OQPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26572, 432, 2998},
    /*   1 : VCMPLT_OQPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 11        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(11) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OQPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26581, 432, 2998},
    /*   2 : VCMPLT_OQPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 11        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(11) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OQPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26590, 432, 2999},
    /*   3 : VCMPLT_OQPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 11        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(11) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OQPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26599, 432, 2999},
    /*   4 : VCMPLT_OQPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 11    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(11) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLT_OQPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6239, 542, 5023},
    /*   5 : VCMPLT_OQPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 11    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(11) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLT_OQPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6250, 542, 5024},
    /*   6 : VCMPLT_OQPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 11    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(11) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLT_OQPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+6261, 543, 5025},
};

static const struct itemplate instrux_VCMPLE_OQPD[7] = {
    /*   0 : VCMPLE_OQPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 12        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(12) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OQPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26608, 432, 3000},
    /*   1 : VCMPLE_OQPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 12        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(12) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OQPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26617, 432, 3000},
    /*   2 : VCMPLE_OQPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 12        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(12) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OQPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26626, 432, 3001},
    /*   3 : VCMPLE_OQPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 12        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(12) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OQPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26635, 432, 3001},
    /*   4 : VCMPLE_OQPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 12    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(12) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLE_OQPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6327, 542, 5031},
    /*   5 : VCMPLE_OQPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 12    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(12) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLE_OQPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6338, 542, 5032},
    /*   6 : VCMPLE_OQPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 12    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(12) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLE_OQPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+6349, 543, 5033},
};

static const struct itemplate instrux_VCMPUNORD_SPD[7] = {
    /*   0 : VCMPUNORD_SPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 13        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(13) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_SPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26644, 432, 3002},
    /*   1 : VCMPUNORD_SPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 13        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(13) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_SPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26653, 432, 3002},
    /*   2 : VCMPUNORD_SPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 13        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(13) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_SPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26662, 432, 3003},
    /*   3 : VCMPUNORD_SPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 13        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(13) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_SPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26671, 432, 3003},
    /*   4 : VCMPUNORD_SPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 13    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(13) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPUNORD_SPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6415, 542, 5039},
    /*   5 : VCMPUNORD_SPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 13    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(13) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPUNORD_SPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6426, 542, 5040},
    /*   6 : VCMPUNORD_SPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 13    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(13) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPUNORD_SPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+6437, 543, 5041},
};

static const struct itemplate instrux_VCMPNEQ_USPD[7] = {
    /*   0 : VCMPNEQ_USPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 14        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(14) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_USPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26680, 432, 3004},
    /*   1 : VCMPNEQ_USPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 14        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(14) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_USPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26689, 432, 3004},
    /*   2 : VCMPNEQ_USPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 14        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(14) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_USPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26698, 432, 3005},
    /*   3 : VCMPNEQ_USPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 14        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(14) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_USPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26707, 432, 3005},
    /*   4 : VCMPNEQ_USPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 14    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(14) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNEQ_USPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6503, 542, 5047},
    /*   5 : VCMPNEQ_USPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 14    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(14) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNEQ_USPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6514, 542, 5048},
    /*   6 : VCMPNEQ_USPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 14    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(14) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNEQ_USPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+6525, 543, 5049},
};

static const struct itemplate instrux_VCMPNLT_UQPD[7] = {
    /*   0 : VCMPNLT_UQPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 15        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(15) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_UQPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26716, 432, 3006},
    /*   1 : VCMPNLT_UQPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 15        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(15) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_UQPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26725, 432, 3006},
    /*   2 : VCMPNLT_UQPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 15        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(15) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_UQPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26734, 432, 3007},
    /*   3 : VCMPNLT_UQPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 15        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(15) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_UQPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26743, 432, 3007},
    /*   4 : VCMPNLT_UQPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 15    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(15) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLT_UQPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6591, 542, 5055},
    /*   5 : VCMPNLT_UQPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 15    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(15) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLT_UQPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6602, 542, 5056},
    /*   6 : VCMPNLT_UQPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 15    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(15) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLT_UQPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+6613, 543, 5057},
};

static const struct itemplate instrux_VCMPNLE_UQPD[7] = {
    /*   0 : VCMPNLE_UQPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 16        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(16) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_UQPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26752, 432, 3008},
    /*   1 : VCMPNLE_UQPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 16        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(16) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_UQPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26761, 432, 3008},
    /*   2 : VCMPNLE_UQPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 16        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(16) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_UQPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26770, 432, 3009},
    /*   3 : VCMPNLE_UQPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 16        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(16) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_UQPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26779, 432, 3009},
    /*   4 : VCMPNLE_UQPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 16    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(16) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLE_UQPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6679, 542, 5063},
    /*   5 : VCMPNLE_UQPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 16    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(16) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLE_UQPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6690, 542, 5064},
    /*   6 : VCMPNLE_UQPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 16    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(16) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLE_UQPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+6701, 543, 5065},
};

static const struct itemplate instrux_VCMPORD_SPD[7] = {
    /*   0 : VCMPORD_SPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 17        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(17) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_SPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26788, 432, 3010},
    /*   1 : VCMPORD_SPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 17        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(17) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_SPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26797, 432, 3010},
    /*   2 : VCMPORD_SPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 17        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(17) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_SPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26806, 432, 3011},
    /*   3 : VCMPORD_SPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 17        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(17) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_SPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26815, 432, 3011},
    /*   4 : VCMPORD_SPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 17    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(17) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPORD_SPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6767, 542, 5071},
    /*   5 : VCMPORD_SPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 17    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(17) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPORD_SPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6778, 542, 5072},
    /*   6 : VCMPORD_SPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 17    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(17) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPORD_SPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+6789, 543, 5073},
};

static const struct itemplate instrux_VCMPEQ_USPD[7] = {
    /*   0 : VCMPEQ_USPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 18        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(18) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_USPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26824, 432, 3012},
    /*   1 : VCMPEQ_USPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 18        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(18) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_USPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26833, 432, 3012},
    /*   2 : VCMPEQ_USPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 18        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(18) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_USPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26842, 432, 3013},
    /*   3 : VCMPEQ_USPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 18        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(18) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_USPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26851, 432, 3013},
    /*   4 : VCMPEQ_USPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 18    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(18) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPEQ_USPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6855, 542, 5079},
    /*   5 : VCMPEQ_USPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 18    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(18) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPEQ_USPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6866, 542, 5080},
    /*   6 : VCMPEQ_USPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 18    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(18) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPEQ_USPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+6877, 543, 5081},
};

static const struct itemplate instrux_VCMPNGE_UQPD[7] = {
    /*   0 : VCMPNGE_UQPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 19        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(19) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_UQPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26860, 432, 3014},
    /*   1 : VCMPNGE_UQPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 19        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(19) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_UQPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26869, 432, 3014},
    /*   2 : VCMPNGE_UQPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 19        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(19) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_UQPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26878, 432, 3015},
    /*   3 : VCMPNGE_UQPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 19        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(19) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_UQPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26887, 432, 3015},
    /*   4 : VCMPNGE_UQPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 19    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(19) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGE_UQPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6943, 542, 5087},
    /*   5 : VCMPNGE_UQPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 19    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(19) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGE_UQPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+6954, 542, 5088},
    /*   6 : VCMPNGE_UQPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 19    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(19) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGE_UQPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+6965, 543, 5089},
};

static const struct itemplate instrux_VCMPNGT_UQPD[7] = {
    /*   0 : VCMPNGT_UQPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 1a        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(1a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_UQPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26896, 432, 3016},
    /*   1 : VCMPNGT_UQPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 1a        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(1a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_UQPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26905, 432, 3016},
    /*   2 : VCMPNGT_UQPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 1a        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(1a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_UQPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26914, 432, 3017},
    /*   3 : VCMPNGT_UQPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 1a        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(1a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_UQPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26923, 432, 3017},
    /*   4 : VCMPNGT_UQPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 1a    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(1a) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGT_UQPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7031, 542, 5095},
    /*   5 : VCMPNGT_UQPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 1a    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(1a) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGT_UQPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7042, 542, 5096},
    /*   6 : VCMPNGT_UQPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 1a    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(1a) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGT_UQPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+7053, 543, 5097},
};

static const struct itemplate instrux_VCMPFALSE_OSPD[7] = {
    /*   0 : VCMPFALSE_OSPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 1b        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(1b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OSPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26932, 432, 3018},
    /*   1 : VCMPFALSE_OSPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 1b        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(1b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OSPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26941, 432, 3018},
    /*   2 : VCMPFALSE_OSPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 1b        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(1b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OSPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26950, 432, 3019},
    /*   3 : VCMPFALSE_OSPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 1b        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(1b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OSPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26959, 432, 3019},
    /*   4 : VCMPFALSE_OSPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 1b    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(1b) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPFALSE_OSPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7119, 542, 5103},
    /*   5 : VCMPFALSE_OSPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 1b    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(1b) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPFALSE_OSPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7130, 542, 5104},
    /*   6 : VCMPFALSE_OSPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 1b    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(1b) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPFALSE_OSPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+7141, 543, 5105},
};

static const struct itemplate instrux_VCMPNEQ_OSPD[7] = {
    /*   0 : VCMPNEQ_OSPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 1c        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(1c) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OSPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26968, 432, 3020},
    /*   1 : VCMPNEQ_OSPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 1c        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(1c) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OSPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26977, 432, 3020},
    /*   2 : VCMPNEQ_OSPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 1c        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(1c) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OSPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+26986, 432, 3021},
    /*   3 : VCMPNEQ_OSPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 1c        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(1c) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OSPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+26995, 432, 3021},
    /*   4 : VCMPNEQ_OSPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 1c    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(1c) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNEQ_OSPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7207, 542, 5111},
    /*   5 : VCMPNEQ_OSPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 1c    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(1c) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNEQ_OSPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7218, 542, 5112},
    /*   6 : VCMPNEQ_OSPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 1c    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(1c) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNEQ_OSPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+7229, 543, 5113},
};

static const struct itemplate instrux_VCMPGE_OQPD[7] = {
    /*   0 : VCMPGE_OQPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 1d        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(1d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OQPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27004, 432, 3022},
    /*   1 : VCMPGE_OQPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 1d        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(1d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OQPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27013, 432, 3022},
    /*   2 : VCMPGE_OQPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 1d        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(1d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OQPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27022, 432, 3023},
    /*   3 : VCMPGE_OQPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 1d        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(1d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OQPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27031, 432, 3023},
    /*   4 : VCMPGE_OQPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 1d    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(1d) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGE_OQPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7295, 542, 5119},
    /*   5 : VCMPGE_OQPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 1d    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(1d) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGE_OQPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7306, 542, 5120},
    /*   6 : VCMPGE_OQPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 1d    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(1d) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGE_OQPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+7317, 543, 5121},
};

static const struct itemplate instrux_VCMPGT_OQPD[7] = {
    /*   0 : VCMPGT_OQPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 1e        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(1e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OQPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27040, 432, 3024},
    /*   1 : VCMPGT_OQPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 1e        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(1e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OQPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27049, 432, 3024},
    /*   2 : VCMPGT_OQPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 1e        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(1e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OQPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27058, 432, 3025},
    /*   3 : VCMPGT_OQPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 1e        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(1e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OQPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27067, 432, 3025},
    /*   4 : VCMPGT_OQPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 1e    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(1e) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGT_OQPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7383, 542, 5127},
    /*   5 : VCMPGT_OQPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 1e    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(1e) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGT_OQPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7394, 542, 5128},
    /*   6 : VCMPGT_OQPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 1e    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(1e) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGT_OQPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+7405, 543, 5129},
};

static const struct itemplate instrux_VCMPTRUE_USPD[7] = {
    /*   0 : VCMPTRUE_USPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f c2 /r 1f        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 001(1f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_USPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27076, 432, 3026},
    /*   1 : VCMPTRUE_USPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f c2 /r 1f        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 001(1f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_USPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27085, 432, 3026},
    /*   2 : VCMPTRUE_USPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f c2 /r 1f        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 001(1f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_USPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27094, 432, 3027},
    /*   3 : VCMPTRUE_USPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f c2 /r 1f        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 001(1f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_USPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27103, 432, 3027},
    /*   4 : VCMPTRUE_USPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 1f    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(1f) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPTRUE_USPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7471, 542, 5135},
    /*   5 : VCMPTRUE_USPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 1f    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(1f) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPTRUE_USPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7482, 542, 5136},
    /*   6 : VCMPTRUE_USPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 1f    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(1f) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPTRUE_USPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+7493, 543, 5137},
};

static const struct itemplate instrux_VCMPPD[7] = {
    /*   0 : VCMPPD xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     vex.nds.128.66.0f c2 /r ib        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c2) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPPD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+51875, 432, 3028},
    /*   1 : VCMPPD xmmreg,xmmrm128,imm8 [r+vmi:     vex.nds.128.66.0f c2 /r ib        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c2) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPPD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51883, 432, 3028},
    /*   2 : VCMPPD ymmreg,ymmreg*,ymmrm256,imm8 [rvmi:     vex.nds.256.66.0f c2 /r ib        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c2) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPPD, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+51891, 432, 3029},
    /*   3 : VCMPPD ymmreg,ymmrm256,imm8 [r+vmi:     vex.nds.256.66.0f c2 /r ib        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c2) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPPD, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51899, 432, 3029},
    /*   4 : VCMPPD kreg|mask,xmmreg,xmmrm128|b64,imm8 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r ib    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPPD, 4, {OPMASKREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK,0,B64,0,0}, nasm_bytecodes+18253, 542, 5143},
    /*   5 : VCMPPD kreg|mask,ymmreg,ymmrm256|b64,imm8 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r ib    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPPD, 4, {OPMASKREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK,0,B64,0,0}, nasm_bytecodes+18263, 542, 5144},
    /*   6 : VCMPPD kreg|mask,zmmreg,zmmrm512|b64|sae,imm8 [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r ib    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPPD, 4, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+18273, 543, 5145},
};

static const struct itemplate instrux_VCMPEQ_OSPS[11] = {
    /*   0 : VCMPEQ_OSPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 10           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(10) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27112, 432, 3031},
    /*   1 : VCMPEQ_OSPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 10           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(10) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27121, 432, 3031},
    /*   2 : VCMPEQ_OSPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 10           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(10) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27130, 432, 3032},
    /*   3 : VCMPEQ_OSPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 10           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(10) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27139, 432, 3032},
    /*   4 : VCMPEQ_OSPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 10           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(10) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27112, 432, 3091},
    /*   5 : VCMPEQ_OSPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 10           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(10) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27121, 432, 3091},
    /*   6 : VCMPEQ_OSPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 10           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(10) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27130, 432, 3092},
    /*   7 : VCMPEQ_OSPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 10           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(10) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27139, 432, 3092},
    /*   8 : VCMPEQ_OSPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 10       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(10) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPEQ_OSPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6184, 542, 5018},
    /*   9 : VCMPEQ_OSPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 10       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(10) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPEQ_OSPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6195, 542, 5019},
    /*  10 : VCMPEQ_OSPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 10       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(10) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPEQ_OSPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+6206, 543, 5020},
};

static const struct itemplate instrux_VCMPEQPS[7] = {
    /*   0 : VCMPEQPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 00           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(00) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27148, 432, 3033},
    /*   1 : VCMPEQPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 00           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(00) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27157, 432, 3033},
    /*   2 : VCMPEQPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 00           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(00) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27166, 432, 3034},
    /*   3 : VCMPEQPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 00           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(00) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27175, 432, 3034},
    /*   4 : VCMPEQPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 00       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(00) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPEQPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+4776, 542, 4778},
    /*   5 : VCMPEQPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 00       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(00) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPEQPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+4787, 542, 4779},
    /*   6 : VCMPEQPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 00       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(00) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPEQPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+4798, 543, 4780},
};

static const struct itemplate instrux_VCMPLT_OSPS[7] = {
    /*   0 : VCMPLT_OSPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 01           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(01) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OSPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27184, 432, 3035},
    /*   1 : VCMPLT_OSPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 01           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(01) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OSPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27193, 432, 3035},
    /*   2 : VCMPLT_OSPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 01           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(01) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OSPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27202, 432, 3036},
    /*   3 : VCMPLT_OSPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 01           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(01) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OSPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27211, 432, 3036},
    /*   4 : VCMPLT_OSPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 01       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(01) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLT_OSPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+4864, 542, 4802},
    /*   5 : VCMPLT_OSPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 01       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(01) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLT_OSPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+4875, 542, 4803},
    /*   6 : VCMPLT_OSPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 01       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(01) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLT_OSPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+4886, 543, 4804},
};

static const struct itemplate instrux_VCMPLTPS[7] = {
    /*   0 : VCMPLTPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 01           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(01) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLTPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27184, 432, 3037},
    /*   1 : VCMPLTPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 01           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(01) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLTPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27193, 432, 3037},
    /*   2 : VCMPLTPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 01           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(01) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLTPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27202, 432, 3038},
    /*   3 : VCMPLTPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 01           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(01) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLTPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27211, 432, 3038},
    /*   4 : VCMPLTPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 01       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(01) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLTPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+4864, 542, 4794},
    /*   5 : VCMPLTPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 01       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(01) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLTPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+4875, 542, 4795},
    /*   6 : VCMPLTPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 01       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(01) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLTPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+4886, 543, 4796},
};

static const struct itemplate instrux_VCMPLE_OSPS[7] = {
    /*   0 : VCMPLE_OSPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 02           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(02) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OSPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27220, 432, 3039},
    /*   1 : VCMPLE_OSPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 02           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(02) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OSPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27229, 432, 3039},
    /*   2 : VCMPLE_OSPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 02           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(02) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OSPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27238, 432, 3040},
    /*   3 : VCMPLE_OSPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 02           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(02) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OSPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27247, 432, 3040},
    /*   4 : VCMPLE_OSPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 02       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLE_OSPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+4952, 542, 4818},
    /*   5 : VCMPLE_OSPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 02       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLE_OSPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+4963, 542, 4819},
    /*   6 : VCMPLE_OSPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 02       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(02) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLE_OSPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+4974, 543, 4820},
};

static const struct itemplate instrux_VCMPLEPS[7] = {
    /*   0 : VCMPLEPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 02           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(02) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLEPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27220, 432, 3041},
    /*   1 : VCMPLEPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 02           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(02) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLEPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27229, 432, 3041},
    /*   2 : VCMPLEPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 02           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(02) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLEPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27238, 432, 3042},
    /*   3 : VCMPLEPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 02           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(02) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLEPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27247, 432, 3042},
    /*   4 : VCMPLEPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 02       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLEPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+4952, 542, 4810},
    /*   5 : VCMPLEPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 02       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLEPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+4963, 542, 4811},
    /*   6 : VCMPLEPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 02       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(02) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLEPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+4974, 543, 4812},
};

static const struct itemplate instrux_VCMPUNORD_QPS[7] = {
    /*   0 : VCMPUNORD_QPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 03           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(03) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_QPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27256, 432, 3043},
    /*   1 : VCMPUNORD_QPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 03           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(03) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_QPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27265, 432, 3043},
    /*   2 : VCMPUNORD_QPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 03           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(03) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_QPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27274, 432, 3044},
    /*   3 : VCMPUNORD_QPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 03           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(03) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_QPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27283, 432, 3044},
    /*   4 : VCMPUNORD_QPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 03       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(03) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPUNORD_QPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5040, 542, 4834},
    /*   5 : VCMPUNORD_QPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 03       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(03) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPUNORD_QPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5051, 542, 4835},
    /*   6 : VCMPUNORD_QPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 03       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(03) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPUNORD_QPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+5062, 543, 4836},
};

static const struct itemplate instrux_VCMPUNORDPS[7] = {
    /*   0 : VCMPUNORDPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 03           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(03) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORDPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27256, 432, 3045},
    /*   1 : VCMPUNORDPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 03           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(03) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORDPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27265, 432, 3045},
    /*   2 : VCMPUNORDPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 03           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(03) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORDPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27274, 432, 3046},
    /*   3 : VCMPUNORDPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 03           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(03) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORDPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27283, 432, 3046},
    /*   4 : VCMPUNORDPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 03       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(03) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPUNORDPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5040, 542, 4826},
    /*   5 : VCMPUNORDPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 03       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(03) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPUNORDPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5051, 542, 4827},
    /*   6 : VCMPUNORDPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 03       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(03) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPUNORDPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+5062, 543, 4828},
};

static const struct itemplate instrux_VCMPNEQ_UQPS[7] = {
    /*   0 : VCMPNEQ_UQPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 04           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(04) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_UQPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27292, 432, 3047},
    /*   1 : VCMPNEQ_UQPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 04           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(04) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_UQPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27301, 432, 3047},
    /*   2 : VCMPNEQ_UQPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 04           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(04) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_UQPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27310, 432, 3048},
    /*   3 : VCMPNEQ_UQPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 04           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(04) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_UQPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27319, 432, 3048},
    /*   4 : VCMPNEQ_UQPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 04       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(04) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNEQ_UQPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5128, 542, 4850},
    /*   5 : VCMPNEQ_UQPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 04       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(04) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNEQ_UQPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5139, 542, 4851},
    /*   6 : VCMPNEQ_UQPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 04       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(04) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNEQ_UQPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+5150, 543, 4852},
};

static const struct itemplate instrux_VCMPNEQPS[7] = {
    /*   0 : VCMPNEQPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 04           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(04) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27292, 432, 3049},
    /*   1 : VCMPNEQPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 04           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(04) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27301, 432, 3049},
    /*   2 : VCMPNEQPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 04           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(04) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27310, 432, 3050},
    /*   3 : VCMPNEQPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 04           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(04) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27319, 432, 3050},
    /*   4 : VCMPNEQPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 04       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(04) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNEQPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5128, 542, 4842},
    /*   5 : VCMPNEQPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 04       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(04) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNEQPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5139, 542, 4843},
    /*   6 : VCMPNEQPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 04       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(04) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNEQPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+5150, 543, 4844},
};

static const struct itemplate instrux_VCMPNLT_USPS[7] = {
    /*   0 : VCMPNLT_USPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 05           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(05) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_USPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27328, 432, 3051},
    /*   1 : VCMPNLT_USPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 05           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(05) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_USPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27337, 432, 3051},
    /*   2 : VCMPNLT_USPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 05           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(05) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_USPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27346, 432, 3052},
    /*   3 : VCMPNLT_USPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 05           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(05) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_USPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27355, 432, 3052},
    /*   4 : VCMPNLT_USPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 05       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLT_USPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5216, 542, 4866},
    /*   5 : VCMPNLT_USPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 05       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLT_USPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5227, 542, 4867},
    /*   6 : VCMPNLT_USPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 05       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(05) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLT_USPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+5238, 543, 4868},
};

static const struct itemplate instrux_VCMPNLTPS[7] = {
    /*   0 : VCMPNLTPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 05           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(05) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLTPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27328, 432, 3053},
    /*   1 : VCMPNLTPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 05           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(05) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLTPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27337, 432, 3053},
    /*   2 : VCMPNLTPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 05           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(05) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLTPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27346, 432, 3054},
    /*   3 : VCMPNLTPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 05           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(05) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLTPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27355, 432, 3054},
    /*   4 : VCMPNLTPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 05       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLTPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5216, 542, 4858},
    /*   5 : VCMPNLTPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 05       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLTPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5227, 542, 4859},
    /*   6 : VCMPNLTPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 05       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(05) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLTPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+5238, 543, 4860},
};

static const struct itemplate instrux_VCMPNLE_USPS[7] = {
    /*   0 : VCMPNLE_USPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 06           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(06) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_USPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27364, 432, 3055},
    /*   1 : VCMPNLE_USPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 06           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(06) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_USPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27373, 432, 3055},
    /*   2 : VCMPNLE_USPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 06           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(06) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_USPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27382, 432, 3056},
    /*   3 : VCMPNLE_USPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 06           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(06) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_USPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27391, 432, 3056},
    /*   4 : VCMPNLE_USPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 06       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLE_USPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5304, 542, 4882},
    /*   5 : VCMPNLE_USPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 06       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLE_USPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5315, 542, 4883},
    /*   6 : VCMPNLE_USPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 06       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(06) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLE_USPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+5326, 543, 4884},
};

static const struct itemplate instrux_VCMPNLEPS[7] = {
    /*   0 : VCMPNLEPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 06           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(06) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLEPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27364, 432, 3057},
    /*   1 : VCMPNLEPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 06           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(06) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLEPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27373, 432, 3057},
    /*   2 : VCMPNLEPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 06           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(06) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLEPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27382, 432, 3058},
    /*   3 : VCMPNLEPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 06           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(06) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLEPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27391, 432, 3058},
    /*   4 : VCMPNLEPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 06       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLEPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5304, 542, 4874},
    /*   5 : VCMPNLEPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 06       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLEPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5315, 542, 4875},
    /*   6 : VCMPNLEPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 06       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(06) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLEPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+5326, 543, 4876},
};

static const struct itemplate instrux_VCMPORD_QPS[7] = {
    /*   0 : VCMPORD_QPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 07           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(07) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_QPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27400, 432, 3059},
    /*   1 : VCMPORD_QPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 07           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(07) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_QPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27409, 432, 3059},
    /*   2 : VCMPORD_QPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 07           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(07) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_QPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27418, 432, 3060},
    /*   3 : VCMPORD_QPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 07           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(07) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_QPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27427, 432, 3060},
    /*   4 : VCMPORD_QPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 07       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(07) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPORD_QPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5392, 542, 4898},
    /*   5 : VCMPORD_QPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 07       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(07) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPORD_QPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5403, 542, 4899},
    /*   6 : VCMPORD_QPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 07       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(07) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPORD_QPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+5414, 543, 4900},
};

static const struct itemplate instrux_VCMPORDPS[7] = {
    /*   0 : VCMPORDPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 07           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(07) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORDPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27400, 432, 3061},
    /*   1 : VCMPORDPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 07           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(07) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORDPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27409, 432, 3061},
    /*   2 : VCMPORDPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 07           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(07) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORDPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27418, 432, 3062},
    /*   3 : VCMPORDPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 07           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(07) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORDPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27427, 432, 3062},
    /*   4 : VCMPORDPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 07       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(07) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPORDPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5392, 542, 4890},
    /*   5 : VCMPORDPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 07       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(07) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPORDPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5403, 542, 4891},
    /*   6 : VCMPORDPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 07       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(07) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPORDPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+5414, 543, 4892},
};

static const struct itemplate instrux_VCMPEQ_UQPS[7] = {
    /*   0 : VCMPEQ_UQPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 08           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(08) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_UQPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27436, 432, 3063},
    /*   1 : VCMPEQ_UQPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 08           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(08) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_UQPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27445, 432, 3063},
    /*   2 : VCMPEQ_UQPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 08           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(08) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_UQPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27454, 432, 3064},
    /*   3 : VCMPEQ_UQPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 08           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(08) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_UQPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27463, 432, 3064},
    /*   4 : VCMPEQ_UQPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 08       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(08) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPEQ_UQPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5480, 542, 4906},
    /*   5 : VCMPEQ_UQPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 08       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(08) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPEQ_UQPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5491, 542, 4907},
    /*   6 : VCMPEQ_UQPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 08       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(08) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPEQ_UQPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+5502, 543, 4908},
};

static const struct itemplate instrux_VCMPNGE_USPS[7] = {
    /*   0 : VCMPNGE_USPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 09           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(09) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_USPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27472, 432, 3065},
    /*   1 : VCMPNGE_USPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 09           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(09) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_USPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27481, 432, 3065},
    /*   2 : VCMPNGE_USPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 09           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(09) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_USPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27490, 432, 3066},
    /*   3 : VCMPNGE_USPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 09           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(09) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_USPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27499, 432, 3066},
    /*   4 : VCMPNGE_USPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 09       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(09) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGE_USPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5568, 542, 4922},
    /*   5 : VCMPNGE_USPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 09       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(09) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGE_USPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5579, 542, 4923},
    /*   6 : VCMPNGE_USPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 09       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(09) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGE_USPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+5590, 543, 4924},
};

static const struct itemplate instrux_VCMPNGEPS[7] = {
    /*   0 : VCMPNGEPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 09           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(09) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGEPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27472, 432, 3067},
    /*   1 : VCMPNGEPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 09           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(09) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGEPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27481, 432, 3067},
    /*   2 : VCMPNGEPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 09           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(09) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGEPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27490, 432, 3068},
    /*   3 : VCMPNGEPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 09           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(09) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGEPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27499, 432, 3068},
    /*   4 : VCMPNGEPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 09       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(09) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGEPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5568, 542, 4914},
    /*   5 : VCMPNGEPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 09       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(09) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGEPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5579, 542, 4915},
    /*   6 : VCMPNGEPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 09       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(09) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGEPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+5590, 543, 4916},
};

static const struct itemplate instrux_VCMPNGT_USPS[7] = {
    /*   0 : VCMPNGT_USPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 0a           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(0a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_USPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27508, 432, 3069},
    /*   1 : VCMPNGT_USPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 0a           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(0a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_USPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27517, 432, 3069},
    /*   2 : VCMPNGT_USPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 0a           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(0a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_USPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27526, 432, 3070},
    /*   3 : VCMPNGT_USPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 0a           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(0a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_USPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27535, 432, 3070},
    /*   4 : VCMPNGT_USPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 0a       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(0a) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGT_USPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5656, 542, 4938},
    /*   5 : VCMPNGT_USPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 0a       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(0a) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGT_USPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5667, 542, 4939},
    /*   6 : VCMPNGT_USPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 0a       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(0a) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGT_USPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+5678, 543, 4940},
};

static const struct itemplate instrux_VCMPNGTPS[7] = {
    /*   0 : VCMPNGTPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 0a           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(0a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGTPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27508, 432, 3071},
    /*   1 : VCMPNGTPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 0a           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(0a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGTPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27517, 432, 3071},
    /*   2 : VCMPNGTPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 0a           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(0a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGTPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27526, 432, 3072},
    /*   3 : VCMPNGTPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 0a           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(0a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGTPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27535, 432, 3072},
    /*   4 : VCMPNGTPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 0a       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(0a) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGTPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5656, 542, 4930},
    /*   5 : VCMPNGTPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 0a       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(0a) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGTPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5667, 542, 4931},
    /*   6 : VCMPNGTPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 0a       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(0a) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGTPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+5678, 543, 4932},
};

static const struct itemplate instrux_VCMPFALSE_OQPS[7] = {
    /*   0 : VCMPFALSE_OQPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 0b           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(0b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OQPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27544, 432, 3073},
    /*   1 : VCMPFALSE_OQPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 0b           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(0b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OQPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27553, 432, 3073},
    /*   2 : VCMPFALSE_OQPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 0b           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(0b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OQPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27562, 432, 3074},
    /*   3 : VCMPFALSE_OQPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 0b           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(0b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OQPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27571, 432, 3074},
    /*   4 : VCMPFALSE_OQPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 0b       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(0b) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPFALSE_OQPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5744, 542, 4954},
    /*   5 : VCMPFALSE_OQPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 0b       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(0b) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPFALSE_OQPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5755, 542, 4955},
    /*   6 : VCMPFALSE_OQPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 0b       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(0b) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPFALSE_OQPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+5766, 543, 4956},
};

static const struct itemplate instrux_VCMPFALSEPS[7] = {
    /*   0 : VCMPFALSEPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 0b           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(0b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSEPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27544, 432, 3075},
    /*   1 : VCMPFALSEPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 0b           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(0b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSEPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27553, 432, 3075},
    /*   2 : VCMPFALSEPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 0b           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(0b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSEPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27562, 432, 3076},
    /*   3 : VCMPFALSEPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 0b           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(0b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSEPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27571, 432, 3076},
    /*   4 : VCMPFALSEPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 0b       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(0b) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPFALSEPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5744, 542, 4946},
    /*   5 : VCMPFALSEPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 0b       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(0b) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPFALSEPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5755, 542, 4947},
    /*   6 : VCMPFALSEPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 0b       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(0b) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPFALSEPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+5766, 543, 4948},
};

static const struct itemplate instrux_VCMPNEQ_OQPS[7] = {
    /*   0 : VCMPNEQ_OQPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 0c           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(0c) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OQPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27580, 432, 3077},
    /*   1 : VCMPNEQ_OQPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 0c           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(0c) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OQPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27589, 432, 3077},
    /*   2 : VCMPNEQ_OQPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 0c           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(0c) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OQPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27598, 432, 3078},
    /*   3 : VCMPNEQ_OQPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 0c           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(0c) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OQPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27607, 432, 3078},
    /*   4 : VCMPNEQ_OQPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 0c       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(0c) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNEQ_OQPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5832, 542, 4962},
    /*   5 : VCMPNEQ_OQPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 0c       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(0c) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNEQ_OQPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5843, 542, 4963},
    /*   6 : VCMPNEQ_OQPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 0c       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(0c) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNEQ_OQPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+5854, 543, 4964},
};

static const struct itemplate instrux_VCMPGE_OSPS[7] = {
    /*   0 : VCMPGE_OSPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 0d           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(0d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OSPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27616, 432, 3079},
    /*   1 : VCMPGE_OSPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 0d           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(0d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OSPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27625, 432, 3079},
    /*   2 : VCMPGE_OSPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 0d           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(0d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OSPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27634, 432, 3080},
    /*   3 : VCMPGE_OSPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 0d           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(0d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OSPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27643, 432, 3080},
    /*   4 : VCMPGE_OSPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 0d       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(0d) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGE_OSPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5920, 542, 4978},
    /*   5 : VCMPGE_OSPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 0d       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(0d) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGE_OSPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5931, 542, 4979},
    /*   6 : VCMPGE_OSPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 0d       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(0d) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGE_OSPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+5942, 543, 4980},
};

static const struct itemplate instrux_VCMPGEPS[7] = {
    /*   0 : VCMPGEPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 0d           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(0d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGEPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27616, 432, 3081},
    /*   1 : VCMPGEPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 0d           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(0d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGEPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27625, 432, 3081},
    /*   2 : VCMPGEPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 0d           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(0d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGEPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27634, 432, 3082},
    /*   3 : VCMPGEPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 0d           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(0d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGEPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27643, 432, 3082},
    /*   4 : VCMPGEPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 0d       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(0d) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGEPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5920, 542, 4970},
    /*   5 : VCMPGEPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 0d       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(0d) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGEPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+5931, 542, 4971},
    /*   6 : VCMPGEPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 0d       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(0d) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGEPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+5942, 543, 4972},
};

static const struct itemplate instrux_VCMPGT_OSPS[7] = {
    /*   0 : VCMPGT_OSPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 0e           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(0e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OSPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27652, 432, 3083},
    /*   1 : VCMPGT_OSPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 0e           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(0e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OSPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27661, 432, 3083},
    /*   2 : VCMPGT_OSPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 0e           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(0e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OSPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27670, 432, 3084},
    /*   3 : VCMPGT_OSPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 0e           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(0e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OSPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27679, 432, 3084},
    /*   4 : VCMPGT_OSPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 0e       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(0e) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGT_OSPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6008, 542, 4994},
    /*   5 : VCMPGT_OSPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 0e       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(0e) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGT_OSPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6019, 542, 4995},
    /*   6 : VCMPGT_OSPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 0e       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(0e) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGT_OSPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+6030, 543, 4996},
};

static const struct itemplate instrux_VCMPGTPS[7] = {
    /*   0 : VCMPGTPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 0e           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(0e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGTPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27652, 432, 3085},
    /*   1 : VCMPGTPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 0e           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(0e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGTPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27661, 432, 3085},
    /*   2 : VCMPGTPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 0e           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(0e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGTPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27670, 432, 3086},
    /*   3 : VCMPGTPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 0e           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(0e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGTPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27679, 432, 3086},
    /*   4 : VCMPGTPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 0e       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(0e) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGTPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6008, 542, 4986},
    /*   5 : VCMPGTPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 0e       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(0e) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGTPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6019, 542, 4987},
    /*   6 : VCMPGTPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 0e       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(0e) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGTPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+6030, 543, 4988},
};

static const struct itemplate instrux_VCMPTRUE_UQPS[7] = {
    /*   0 : VCMPTRUE_UQPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 0f           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(0f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_UQPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27688, 432, 3087},
    /*   1 : VCMPTRUE_UQPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 0f           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(0f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_UQPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27697, 432, 3087},
    /*   2 : VCMPTRUE_UQPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 0f           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(0f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_UQPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27706, 432, 3088},
    /*   3 : VCMPTRUE_UQPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 0f           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(0f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_UQPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27715, 432, 3088},
    /*   4 : VCMPTRUE_UQPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 0f       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(0f) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPTRUE_UQPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6096, 542, 5010},
    /*   5 : VCMPTRUE_UQPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 0f       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(0f) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPTRUE_UQPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6107, 542, 5011},
    /*   6 : VCMPTRUE_UQPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 0f       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(0f) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPTRUE_UQPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+6118, 543, 5012},
};

static const struct itemplate instrux_VCMPTRUEPS[7] = {
    /*   0 : VCMPTRUEPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 0f           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(0f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUEPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27688, 432, 3089},
    /*   1 : VCMPTRUEPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 0f           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(0f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUEPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27697, 432, 3089},
    /*   2 : VCMPTRUEPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 0f           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(0f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUEPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27706, 432, 3090},
    /*   3 : VCMPTRUEPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 0f           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(0f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUEPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27715, 432, 3090},
    /*   4 : VCMPTRUEPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 0f       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(0f) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPTRUEPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6096, 542, 5002},
    /*   5 : VCMPTRUEPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 0f       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(0f) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPTRUEPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6107, 542, 5003},
    /*   6 : VCMPTRUEPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 0f       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(0f) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPTRUEPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+6118, 543, 5004},
};

static const struct itemplate instrux_VCMPLT_OQPS[7] = {
    /*   0 : VCMPLT_OQPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 11           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(11) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OQPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27724, 432, 3093},
    /*   1 : VCMPLT_OQPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 11           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(11) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OQPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27733, 432, 3093},
    /*   2 : VCMPLT_OQPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 11           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(11) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OQPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27742, 432, 3094},
    /*   3 : VCMPLT_OQPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 11           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(11) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OQPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27751, 432, 3094},
    /*   4 : VCMPLT_OQPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 11       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(11) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLT_OQPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6272, 542, 5026},
    /*   5 : VCMPLT_OQPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 11       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(11) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLT_OQPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6283, 542, 5027},
    /*   6 : VCMPLT_OQPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 11       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(11) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLT_OQPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+6294, 543, 5028},
};

static const struct itemplate instrux_VCMPLE_OQPS[7] = {
    /*   0 : VCMPLE_OQPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 12           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(12) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OQPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27760, 432, 3095},
    /*   1 : VCMPLE_OQPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 12           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(12) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OQPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27769, 432, 3095},
    /*   2 : VCMPLE_OQPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 12           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(12) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OQPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27778, 432, 3096},
    /*   3 : VCMPLE_OQPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 12           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(12) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OQPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27787, 432, 3096},
    /*   4 : VCMPLE_OQPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 12       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(12) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLE_OQPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6360, 542, 5034},
    /*   5 : VCMPLE_OQPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 12       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(12) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPLE_OQPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6371, 542, 5035},
    /*   6 : VCMPLE_OQPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 12       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(12) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLE_OQPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+6382, 543, 5036},
};

static const struct itemplate instrux_VCMPUNORD_SPS[7] = {
    /*   0 : VCMPUNORD_SPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 13           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(13) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_SPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27796, 432, 3097},
    /*   1 : VCMPUNORD_SPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 13           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(13) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_SPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27805, 432, 3097},
    /*   2 : VCMPUNORD_SPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 13           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(13) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_SPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27814, 432, 3098},
    /*   3 : VCMPUNORD_SPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 13           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(13) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_SPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27823, 432, 3098},
    /*   4 : VCMPUNORD_SPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 13       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(13) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPUNORD_SPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6448, 542, 5042},
    /*   5 : VCMPUNORD_SPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 13       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(13) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPUNORD_SPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6459, 542, 5043},
    /*   6 : VCMPUNORD_SPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 13       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(13) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPUNORD_SPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+6470, 543, 5044},
};

static const struct itemplate instrux_VCMPNEQ_USPS[7] = {
    /*   0 : VCMPNEQ_USPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 14           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(14) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_USPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27832, 432, 3099},
    /*   1 : VCMPNEQ_USPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 14           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(14) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_USPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27841, 432, 3099},
    /*   2 : VCMPNEQ_USPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 14           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(14) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_USPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27850, 432, 3100},
    /*   3 : VCMPNEQ_USPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 14           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(14) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_USPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27859, 432, 3100},
    /*   4 : VCMPNEQ_USPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 14       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(14) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNEQ_USPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6536, 542, 5050},
    /*   5 : VCMPNEQ_USPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 14       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(14) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNEQ_USPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6547, 542, 5051},
    /*   6 : VCMPNEQ_USPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 14       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(14) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNEQ_USPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+6558, 543, 5052},
};

static const struct itemplate instrux_VCMPNLT_UQPS[7] = {
    /*   0 : VCMPNLT_UQPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 15           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(15) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_UQPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27868, 432, 3101},
    /*   1 : VCMPNLT_UQPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 15           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(15) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_UQPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27877, 432, 3101},
    /*   2 : VCMPNLT_UQPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 15           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(15) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_UQPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27886, 432, 3102},
    /*   3 : VCMPNLT_UQPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 15           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(15) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_UQPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27895, 432, 3102},
    /*   4 : VCMPNLT_UQPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 15       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(15) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLT_UQPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6624, 542, 5058},
    /*   5 : VCMPNLT_UQPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 15       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(15) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLT_UQPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6635, 542, 5059},
    /*   6 : VCMPNLT_UQPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 15       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(15) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLT_UQPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+6646, 543, 5060},
};

static const struct itemplate instrux_VCMPNLE_UQPS[7] = {
    /*   0 : VCMPNLE_UQPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 16           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(16) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_UQPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27904, 432, 3103},
    /*   1 : VCMPNLE_UQPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 16           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(16) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_UQPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27913, 432, 3103},
    /*   2 : VCMPNLE_UQPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 16           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(16) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_UQPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27922, 432, 3104},
    /*   3 : VCMPNLE_UQPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 16           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(16) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_UQPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27931, 432, 3104},
    /*   4 : VCMPNLE_UQPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 16       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(16) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLE_UQPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6712, 542, 5066},
    /*   5 : VCMPNLE_UQPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 16       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(16) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNLE_UQPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6723, 542, 5067},
    /*   6 : VCMPNLE_UQPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 16       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(16) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLE_UQPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+6734, 543, 5068},
};

static const struct itemplate instrux_VCMPORD_SPS[7] = {
    /*   0 : VCMPORD_SPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 17           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(17) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_SPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27940, 432, 3105},
    /*   1 : VCMPORD_SPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 17           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(17) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_SPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27949, 432, 3105},
    /*   2 : VCMPORD_SPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 17           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(17) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_SPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27958, 432, 3106},
    /*   3 : VCMPORD_SPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 17           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(17) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_SPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27967, 432, 3106},
    /*   4 : VCMPORD_SPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 17       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(17) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPORD_SPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6800, 542, 5074},
    /*   5 : VCMPORD_SPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 17       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(17) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPORD_SPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6811, 542, 5075},
    /*   6 : VCMPORD_SPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 17       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(17) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPORD_SPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+6822, 543, 5076},
};

static const struct itemplate instrux_VCMPEQ_USPS[7] = {
    /*   0 : VCMPEQ_USPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 18           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(18) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_USPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27976, 432, 3107},
    /*   1 : VCMPEQ_USPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 18           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(18) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_USPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+27985, 432, 3107},
    /*   2 : VCMPEQ_USPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 18           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(18) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_USPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+27994, 432, 3108},
    /*   3 : VCMPEQ_USPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 18           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(18) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_USPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28003, 432, 3108},
    /*   4 : VCMPEQ_USPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 18       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(18) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPEQ_USPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6888, 542, 5082},
    /*   5 : VCMPEQ_USPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 18       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(18) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPEQ_USPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6899, 542, 5083},
    /*   6 : VCMPEQ_USPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 18       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(18) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPEQ_USPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+6910, 543, 5084},
};

static const struct itemplate instrux_VCMPNGE_UQPS[7] = {
    /*   0 : VCMPNGE_UQPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 19           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(19) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_UQPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28012, 432, 3109},
    /*   1 : VCMPNGE_UQPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 19           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(19) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_UQPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28021, 432, 3109},
    /*   2 : VCMPNGE_UQPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 19           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(19) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_UQPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28030, 432, 3110},
    /*   3 : VCMPNGE_UQPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 19           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(19) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_UQPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28039, 432, 3110},
    /*   4 : VCMPNGE_UQPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 19       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(19) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGE_UQPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6976, 542, 5090},
    /*   5 : VCMPNGE_UQPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 19       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(19) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGE_UQPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+6987, 542, 5091},
    /*   6 : VCMPNGE_UQPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 19       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(19) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGE_UQPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+6998, 543, 5092},
};

static const struct itemplate instrux_VCMPNGT_UQPS[7] = {
    /*   0 : VCMPNGT_UQPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 1a           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(1a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_UQPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28048, 432, 3111},
    /*   1 : VCMPNGT_UQPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 1a           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(1a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_UQPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28057, 432, 3111},
    /*   2 : VCMPNGT_UQPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 1a           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(1a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_UQPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28066, 432, 3112},
    /*   3 : VCMPNGT_UQPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 1a           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(1a) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_UQPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28075, 432, 3112},
    /*   4 : VCMPNGT_UQPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 1a       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(1a) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGT_UQPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7064, 542, 5098},
    /*   5 : VCMPNGT_UQPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 1a       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(1a) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNGT_UQPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7075, 542, 5099},
    /*   6 : VCMPNGT_UQPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 1a       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(1a) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGT_UQPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+7086, 543, 5100},
};

static const struct itemplate instrux_VCMPFALSE_OSPS[7] = {
    /*   0 : VCMPFALSE_OSPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 1b           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(1b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OSPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28084, 432, 3113},
    /*   1 : VCMPFALSE_OSPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 1b           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(1b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OSPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28093, 432, 3113},
    /*   2 : VCMPFALSE_OSPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 1b           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(1b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OSPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28102, 432, 3114},
    /*   3 : VCMPFALSE_OSPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 1b           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(1b) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OSPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28111, 432, 3114},
    /*   4 : VCMPFALSE_OSPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 1b       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(1b) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPFALSE_OSPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7152, 542, 5106},
    /*   5 : VCMPFALSE_OSPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 1b       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(1b) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPFALSE_OSPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7163, 542, 5107},
    /*   6 : VCMPFALSE_OSPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 1b       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(1b) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPFALSE_OSPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+7174, 543, 5108},
};

static const struct itemplate instrux_VCMPNEQ_OSPS[7] = {
    /*   0 : VCMPNEQ_OSPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 1c           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(1c) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OSPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28120, 432, 3115},
    /*   1 : VCMPNEQ_OSPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 1c           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(1c) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OSPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28129, 432, 3115},
    /*   2 : VCMPNEQ_OSPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 1c           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(1c) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OSPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28138, 432, 3116},
    /*   3 : VCMPNEQ_OSPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 1c           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(1c) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OSPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28147, 432, 3116},
    /*   4 : VCMPNEQ_OSPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 1c       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(1c) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNEQ_OSPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7240, 542, 5114},
    /*   5 : VCMPNEQ_OSPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 1c       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(1c) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPNEQ_OSPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7251, 542, 5115},
    /*   6 : VCMPNEQ_OSPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 1c       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(1c) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNEQ_OSPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+7262, 543, 5116},
};

static const struct itemplate instrux_VCMPGE_OQPS[7] = {
    /*   0 : VCMPGE_OQPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 1d           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(1d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OQPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28156, 432, 3117},
    /*   1 : VCMPGE_OQPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 1d           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(1d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OQPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28165, 432, 3117},
    /*   2 : VCMPGE_OQPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 1d           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(1d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OQPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28174, 432, 3118},
    /*   3 : VCMPGE_OQPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 1d           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(1d) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OQPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28183, 432, 3118},
    /*   4 : VCMPGE_OQPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 1d       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(1d) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGE_OQPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7328, 542, 5122},
    /*   5 : VCMPGE_OQPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 1d       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(1d) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGE_OQPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7339, 542, 5123},
    /*   6 : VCMPGE_OQPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 1d       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(1d) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGE_OQPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+7350, 543, 5124},
};

static const struct itemplate instrux_VCMPGT_OQPS[7] = {
    /*   0 : VCMPGT_OQPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 1e           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(1e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OQPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28192, 432, 3119},
    /*   1 : VCMPGT_OQPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 1e           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(1e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OQPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28201, 432, 3119},
    /*   2 : VCMPGT_OQPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 1e           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(1e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OQPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28210, 432, 3120},
    /*   3 : VCMPGT_OQPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 1e           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(1e) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OQPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28219, 432, 3120},
    /*   4 : VCMPGT_OQPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 1e       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(1e) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGT_OQPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7416, 542, 5130},
    /*   5 : VCMPGT_OQPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 1e       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(1e) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPGT_OQPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7427, 542, 5131},
    /*   6 : VCMPGT_OQPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 1e       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(1e) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGT_OQPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+7438, 543, 5132},
};

static const struct itemplate instrux_VCMPTRUE_USPS[7] = {
    /*   0 : VCMPTRUE_USPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f c2 /r 1f           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 001(1f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_USPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28228, 432, 3121},
    /*   1 : VCMPTRUE_USPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f c2 /r 1f           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 001(1f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_USPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28237, 432, 3121},
    /*   2 : VCMPTRUE_USPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f c2 /r 1f           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 001(1f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_USPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28246, 432, 3122},
    /*   3 : VCMPTRUE_USPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f c2 /r 1f           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 001(1f) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_USPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28255, 432, 3122},
    /*   4 : VCMPTRUE_USPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 1f       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(1f) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPTRUE_USPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7504, 542, 5138},
    /*   5 : VCMPTRUE_USPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 1f       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(1f) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPTRUE_USPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7515, 542, 5139},
    /*   6 : VCMPTRUE_USPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 1f       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(1f) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPTRUE_USPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+7526, 543, 5140},
};

static const struct itemplate instrux_VCMPPS[7] = {
    /*   0 : VCMPPS xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     vex.nds.128.0f c2 /r ib           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c2) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPPS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+51907, 432, 3123},
    /*   1 : VCMPPS xmmreg,xmmrm128,imm8 [r+vmi:     vex.nds.128.0f c2 /r ib           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c2) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPPS, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51915, 432, 3123},
    /*   2 : VCMPPS ymmreg,ymmreg*,ymmrm256,imm8 [rvmi:     vex.nds.256.0f c2 /r ib           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c2) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPPS, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+51923, 432, 3124},
    /*   3 : VCMPPS ymmreg,ymmrm256,imm8 [r+vmi:     vex.nds.256.0f c2 /r ib           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c2) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPPS, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51931, 432, 3124},
    /*   4 : VCMPPS kreg|mask,xmmreg,xmmrm128|b32,imm8 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r ib       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPPS, 4, {OPMASKREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK,0,B32,0,0}, nasm_bytecodes+18283, 542, 5146},
    /*   5 : VCMPPS kreg|mask,ymmreg,ymmrm256|b32,imm8 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r ib       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPPS, 4, {OPMASKREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK,0,B32,0,0}, nasm_bytecodes+18293, 542, 5147},
    /*   6 : VCMPPS kreg|mask,zmmreg,zmmrm512|b32|sae,imm8 [rvmi:fv:  evex.nds.512.0f.w0 c2 /r ib       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPPS, 4, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+18303, 543, 5148},
};

static const struct itemplate instrux_VCMPEQ_OSSD[5] = {
    /*   0 : VCMPEQ_OSSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 10        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(10) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28264, 439, 3126},
    /*   1 : VCMPEQ_OSSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 10        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(10) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28273, 439, 3126},
    /*   2 : VCMPEQ_OSSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 10        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(10) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28264, 439, 3156},
    /*   3 : VCMPEQ_OSSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 10        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(10) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28273, 439, 3156},
    /*   4 : VCMPEQ_OSSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 10    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(10) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPEQ_OSSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6217, 544, 5021},
};

static const struct itemplate instrux_VCMPEQSD[3] = {
    /*   0 : VCMPEQSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 00        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(00) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28282, 439, 3127},
    /*   1 : VCMPEQSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 00        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(00) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28291, 439, 3127},
    /*   2 : VCMPEQSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 00    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(00) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPEQSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+4809, 544, 4781},
};

static const struct itemplate instrux_VCMPLT_OSSD[3] = {
    /*   0 : VCMPLT_OSSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 01        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(01) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OSSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28300, 439, 3128},
    /*   1 : VCMPLT_OSSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 01        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(01) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OSSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28309, 439, 3128},
    /*   2 : VCMPLT_OSSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 01    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(01) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLT_OSSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+4897, 544, 4805},
};

static const struct itemplate instrux_VCMPLTSD[3] = {
    /*   0 : VCMPLTSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 01        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(01) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLTSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28300, 439, 3129},
    /*   1 : VCMPLTSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 01        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(01) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLTSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28309, 439, 3129},
    /*   2 : VCMPLTSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 01    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(01) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLTSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+4897, 544, 4797},
};

static const struct itemplate instrux_VCMPLE_OSSD[3] = {
    /*   0 : VCMPLE_OSSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 02        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(02) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OSSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28318, 439, 3130},
    /*   1 : VCMPLE_OSSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 02        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(02) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OSSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28327, 439, 3130},
    /*   2 : VCMPLE_OSSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 02    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(02) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLE_OSSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+4985, 544, 4821},
};

static const struct itemplate instrux_VCMPLESD[3] = {
    /*   0 : VCMPLESD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 02        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(02) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLESD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28318, 439, 3131},
    /*   1 : VCMPLESD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 02        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(02) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLESD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28327, 439, 3131},
    /*   2 : VCMPLESD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 02    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(02) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLESD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+4985, 544, 4813},
};

static const struct itemplate instrux_VCMPUNORD_QSD[3] = {
    /*   0 : VCMPUNORD_QSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 03        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(03) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_QSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28336, 439, 3132},
    /*   1 : VCMPUNORD_QSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 03        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(03) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_QSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28345, 439, 3132},
    /*   2 : VCMPUNORD_QSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 03    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(03) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPUNORD_QSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5073, 544, 4837},
};

static const struct itemplate instrux_VCMPUNORDSD[3] = {
    /*   0 : VCMPUNORDSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 03        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(03) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORDSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28336, 439, 3133},
    /*   1 : VCMPUNORDSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 03        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(03) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORDSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28345, 439, 3133},
    /*   2 : VCMPUNORDSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 03    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(03) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPUNORDSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5073, 544, 4829},
};

static const struct itemplate instrux_VCMPNEQ_UQSD[3] = {
    /*   0 : VCMPNEQ_UQSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 04        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(04) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_UQSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28354, 439, 3134},
    /*   1 : VCMPNEQ_UQSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 04        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(04) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_UQSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28363, 439, 3134},
    /*   2 : VCMPNEQ_UQSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 04    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(04) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNEQ_UQSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5161, 544, 4853},
};

static const struct itemplate instrux_VCMPNEQSD[3] = {
    /*   0 : VCMPNEQSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 04        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(04) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28354, 439, 3135},
    /*   1 : VCMPNEQSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 04        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(04) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28363, 439, 3135},
    /*   2 : VCMPNEQSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 04    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(04) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNEQSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5161, 544, 4845},
};

static const struct itemplate instrux_VCMPNLT_USSD[3] = {
    /*   0 : VCMPNLT_USSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 05        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(05) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_USSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28372, 439, 3136},
    /*   1 : VCMPNLT_USSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 05        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(05) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_USSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28381, 439, 3136},
    /*   2 : VCMPNLT_USSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 05    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(05) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLT_USSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5249, 544, 4869},
};

static const struct itemplate instrux_VCMPNLTSD[3] = {
    /*   0 : VCMPNLTSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 05        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(05) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLTSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28372, 439, 3137},
    /*   1 : VCMPNLTSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 05        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(05) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLTSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28381, 439, 3137},
    /*   2 : VCMPNLTSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 05    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(05) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLTSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5249, 544, 4861},
};

static const struct itemplate instrux_VCMPNLE_USSD[3] = {
    /*   0 : VCMPNLE_USSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 06        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(06) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_USSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28390, 439, 3138},
    /*   1 : VCMPNLE_USSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 06        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(06) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_USSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28399, 439, 3138},
    /*   2 : VCMPNLE_USSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 06    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(06) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLE_USSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5337, 544, 4885},
};

static const struct itemplate instrux_VCMPNLESD[3] = {
    /*   0 : VCMPNLESD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 06        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(06) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLESD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28390, 439, 3139},
    /*   1 : VCMPNLESD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 06        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(06) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLESD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28399, 439, 3139},
    /*   2 : VCMPNLESD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 06    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(06) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLESD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5337, 544, 4877},
};

static const struct itemplate instrux_VCMPORD_QSD[3] = {
    /*   0 : VCMPORD_QSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 07        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(07) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_QSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28408, 439, 3140},
    /*   1 : VCMPORD_QSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 07        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(07) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_QSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28417, 439, 3140},
    /*   2 : VCMPORD_QSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 07    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(07) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPORD_QSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5425, 544, 4901},
};

static const struct itemplate instrux_VCMPORDSD[3] = {
    /*   0 : VCMPORDSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 07        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(07) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORDSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28408, 439, 3141},
    /*   1 : VCMPORDSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 07        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(07) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORDSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28417, 439, 3141},
    /*   2 : VCMPORDSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 07    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(07) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPORDSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5425, 544, 4893},
};

static const struct itemplate instrux_VCMPEQ_UQSD[3] = {
    /*   0 : VCMPEQ_UQSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 08        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(08) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_UQSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28426, 439, 3142},
    /*   1 : VCMPEQ_UQSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 08        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(08) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_UQSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28435, 439, 3142},
    /*   2 : VCMPEQ_UQSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 08    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(08) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPEQ_UQSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5513, 544, 4909},
};

static const struct itemplate instrux_VCMPNGE_USSD[3] = {
    /*   0 : VCMPNGE_USSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 09        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(09) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_USSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28444, 439, 3143},
    /*   1 : VCMPNGE_USSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 09        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(09) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_USSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28453, 439, 3143},
    /*   2 : VCMPNGE_USSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 09    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(09) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGE_USSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5601, 544, 4925},
};

static const struct itemplate instrux_VCMPNGESD[3] = {
    /*   0 : VCMPNGESD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 09        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(09) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGESD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28444, 439, 3144},
    /*   1 : VCMPNGESD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 09        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(09) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGESD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28453, 439, 3144},
    /*   2 : VCMPNGESD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 09    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(09) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGESD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5601, 544, 4917},
};

static const struct itemplate instrux_VCMPNGT_USSD[3] = {
    /*   0 : VCMPNGT_USSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 0a        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(0a) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_USSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28462, 439, 3145},
    /*   1 : VCMPNGT_USSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 0a        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(0a) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_USSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28471, 439, 3145},
    /*   2 : VCMPNGT_USSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 0a    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(0a) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGT_USSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5689, 544, 4941},
};

static const struct itemplate instrux_VCMPNGTSD[3] = {
    /*   0 : VCMPNGTSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 0a        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(0a) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGTSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28462, 439, 3146},
    /*   1 : VCMPNGTSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 0a        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(0a) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGTSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28471, 439, 3146},
    /*   2 : VCMPNGTSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 0a    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(0a) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGTSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5689, 544, 4933},
};

static const struct itemplate instrux_VCMPFALSE_OQSD[3] = {
    /*   0 : VCMPFALSE_OQSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 0b        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(0b) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OQSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28480, 439, 3147},
    /*   1 : VCMPFALSE_OQSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 0b        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(0b) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OQSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28489, 439, 3147},
    /*   2 : VCMPFALSE_OQSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 0b    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(0b) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPFALSE_OQSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5777, 544, 4957},
};

static const struct itemplate instrux_VCMPFALSESD[3] = {
    /*   0 : VCMPFALSESD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 0b        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(0b) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSESD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28480, 439, 3148},
    /*   1 : VCMPFALSESD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 0b        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(0b) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSESD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28489, 439, 3148},
    /*   2 : VCMPFALSESD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 0b    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(0b) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPFALSESD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5777, 544, 4949},
};

static const struct itemplate instrux_VCMPNEQ_OQSD[3] = {
    /*   0 : VCMPNEQ_OQSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 0c        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(0c) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OQSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28498, 439, 3149},
    /*   1 : VCMPNEQ_OQSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 0c        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(0c) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OQSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28507, 439, 3149},
    /*   2 : VCMPNEQ_OQSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 0c    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(0c) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNEQ_OQSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5865, 544, 4965},
};

static const struct itemplate instrux_VCMPGE_OSSD[3] = {
    /*   0 : VCMPGE_OSSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 0d        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(0d) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OSSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28516, 439, 3150},
    /*   1 : VCMPGE_OSSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 0d        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(0d) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OSSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28525, 439, 3150},
    /*   2 : VCMPGE_OSSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 0d    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(0d) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGE_OSSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5953, 544, 4981},
};

static const struct itemplate instrux_VCMPGESD[3] = {
    /*   0 : VCMPGESD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 0d        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(0d) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGESD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28516, 439, 3151},
    /*   1 : VCMPGESD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 0d        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(0d) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGESD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28525, 439, 3151},
    /*   2 : VCMPGESD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 0d    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(0d) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGESD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5953, 544, 4973},
};

static const struct itemplate instrux_VCMPGT_OSSD[3] = {
    /*   0 : VCMPGT_OSSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 0e        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(0e) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OSSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28534, 439, 3152},
    /*   1 : VCMPGT_OSSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 0e        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(0e) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OSSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28543, 439, 3152},
    /*   2 : VCMPGT_OSSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 0e    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(0e) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGT_OSSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6041, 544, 4997},
};

static const struct itemplate instrux_VCMPGTSD[3] = {
    /*   0 : VCMPGTSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 0e        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(0e) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGTSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28534, 439, 3153},
    /*   1 : VCMPGTSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 0e        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(0e) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGTSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28543, 439, 3153},
    /*   2 : VCMPGTSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 0e    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(0e) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGTSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6041, 544, 4989},
};

static const struct itemplate instrux_VCMPTRUE_UQSD[3] = {
    /*   0 : VCMPTRUE_UQSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 0f        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(0f) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_UQSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28552, 439, 3154},
    /*   1 : VCMPTRUE_UQSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 0f        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(0f) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_UQSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28561, 439, 3154},
    /*   2 : VCMPTRUE_UQSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 0f    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(0f) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPTRUE_UQSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6129, 544, 5013},
};

static const struct itemplate instrux_VCMPTRUESD[3] = {
    /*   0 : VCMPTRUESD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 0f        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(0f) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUESD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28552, 439, 3155},
    /*   1 : VCMPTRUESD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 0f        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(0f) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUESD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28561, 439, 3155},
    /*   2 : VCMPTRUESD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 0f    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(0f) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPTRUESD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6129, 544, 5005},
};

static const struct itemplate instrux_VCMPLT_OQSD[3] = {
    /*   0 : VCMPLT_OQSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 11        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(11) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OQSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28570, 439, 3157},
    /*   1 : VCMPLT_OQSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 11        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(11) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OQSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28579, 439, 3157},
    /*   2 : VCMPLT_OQSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 11    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(11) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLT_OQSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6305, 544, 5029},
};

static const struct itemplate instrux_VCMPLE_OQSD[3] = {
    /*   0 : VCMPLE_OQSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 12        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(12) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OQSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28588, 439, 3158},
    /*   1 : VCMPLE_OQSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 12        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(12) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OQSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28597, 439, 3158},
    /*   2 : VCMPLE_OQSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 12    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(12) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLE_OQSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6393, 544, 5037},
};

static const struct itemplate instrux_VCMPUNORD_SSD[3] = {
    /*   0 : VCMPUNORD_SSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 13        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(13) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_SSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28606, 439, 3159},
    /*   1 : VCMPUNORD_SSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 13        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(13) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_SSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28615, 439, 3159},
    /*   2 : VCMPUNORD_SSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 13    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(13) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPUNORD_SSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6481, 544, 5045},
};

static const struct itemplate instrux_VCMPNEQ_USSD[3] = {
    /*   0 : VCMPNEQ_USSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 14        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(14) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_USSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28624, 439, 3160},
    /*   1 : VCMPNEQ_USSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 14        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(14) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_USSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28633, 439, 3160},
    /*   2 : VCMPNEQ_USSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 14    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(14) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNEQ_USSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6569, 544, 5053},
};

static const struct itemplate instrux_VCMPNLT_UQSD[3] = {
    /*   0 : VCMPNLT_UQSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 15        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(15) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_UQSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28642, 439, 3161},
    /*   1 : VCMPNLT_UQSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 15        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(15) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_UQSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28651, 439, 3161},
    /*   2 : VCMPNLT_UQSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 15    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(15) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLT_UQSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6657, 544, 5061},
};

static const struct itemplate instrux_VCMPNLE_UQSD[3] = {
    /*   0 : VCMPNLE_UQSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 16        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(16) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_UQSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28660, 439, 3162},
    /*   1 : VCMPNLE_UQSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 16        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(16) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_UQSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28669, 439, 3162},
    /*   2 : VCMPNLE_UQSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 16    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(16) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLE_UQSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6745, 544, 5069},
};

static const struct itemplate instrux_VCMPORD_SSD[3] = {
    /*   0 : VCMPORD_SSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 17        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(17) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_SSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28678, 439, 3163},
    /*   1 : VCMPORD_SSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 17        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(17) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_SSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28687, 439, 3163},
    /*   2 : VCMPORD_SSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 17    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(17) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPORD_SSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6833, 544, 5077},
};

static const struct itemplate instrux_VCMPEQ_USSD[3] = {
    /*   0 : VCMPEQ_USSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 18        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(18) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_USSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28696, 439, 3164},
    /*   1 : VCMPEQ_USSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 18        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(18) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_USSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28705, 439, 3164},
    /*   2 : VCMPEQ_USSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 18    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(18) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPEQ_USSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6921, 544, 5085},
};

static const struct itemplate instrux_VCMPNGE_UQSD[3] = {
    /*   0 : VCMPNGE_UQSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 19        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(19) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_UQSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28714, 439, 3165},
    /*   1 : VCMPNGE_UQSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 19        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(19) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_UQSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28723, 439, 3165},
    /*   2 : VCMPNGE_UQSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 19    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(19) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGE_UQSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+7009, 544, 5093},
};

static const struct itemplate instrux_VCMPNGT_UQSD[3] = {
    /*   0 : VCMPNGT_UQSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 1a        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(1a) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_UQSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28732, 439, 3166},
    /*   1 : VCMPNGT_UQSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 1a        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(1a) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_UQSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28741, 439, 3166},
    /*   2 : VCMPNGT_UQSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 1a    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(1a) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGT_UQSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+7097, 544, 5101},
};

static const struct itemplate instrux_VCMPFALSE_OSSD[3] = {
    /*   0 : VCMPFALSE_OSSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 1b        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(1b) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OSSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28750, 439, 3167},
    /*   1 : VCMPFALSE_OSSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 1b        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(1b) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OSSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28759, 439, 3167},
    /*   2 : VCMPFALSE_OSSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 1b    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(1b) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPFALSE_OSSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+7185, 544, 5109},
};

static const struct itemplate instrux_VCMPNEQ_OSSD[3] = {
    /*   0 : VCMPNEQ_OSSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 1c        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(1c) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OSSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28768, 439, 3168},
    /*   1 : VCMPNEQ_OSSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 1c        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(1c) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OSSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28777, 439, 3168},
    /*   2 : VCMPNEQ_OSSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 1c    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(1c) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNEQ_OSSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+7273, 544, 5117},
};

static const struct itemplate instrux_VCMPGE_OQSD[3] = {
    /*   0 : VCMPGE_OQSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 1d        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(1d) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OQSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28786, 439, 3169},
    /*   1 : VCMPGE_OQSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 1d        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(1d) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OQSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28795, 439, 3169},
    /*   2 : VCMPGE_OQSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 1d    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(1d) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGE_OQSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+7361, 544, 5125},
};

static const struct itemplate instrux_VCMPGT_OQSD[3] = {
    /*   0 : VCMPGT_OQSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 1e        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(1e) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OQSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28804, 439, 3170},
    /*   1 : VCMPGT_OQSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 1e        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(1e) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OQSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28813, 439, 3170},
    /*   2 : VCMPGT_OQSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 1e    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(1e) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGT_OQSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+7449, 544, 5133},
};

static const struct itemplate instrux_VCMPTRUE_USSD[3] = {
    /*   0 : VCMPTRUE_USSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f c2 /r 1f        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 001(1f) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_USSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28822, 439, 3171},
    /*   1 : VCMPTRUE_USSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f c2 /r 1f        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 001(1f) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_USSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28831, 439, 3171},
    /*   2 : VCMPTRUE_USSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 1f    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(1f) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPTRUE_USSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+7537, 544, 5141},
};

static const struct itemplate instrux_VCMPSD[3] = {
    /*   0 : VCMPSD xmmreg,xmmreg*,xmmrm64,imm8 [rvmi:     vex.nds.lig.f2.0f c2 /r ib        ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(c2) 120 023 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPSD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+51939, 439, 3172},
    /*   1 : VCMPSD xmmreg,xmmrm64,imm8 [r+vmi:     vex.nds.lig.f2.0f c2 /r ib        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(c2) 110 022 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPSD, 3, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51947, 439, 3172},
    /*   2 : VCMPSD kreg|mask,xmmreg,xmmrm64|sae,imm8 [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r ib    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 023 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPSD, 4, {OPMASKREG,XMMREG,RM_XMM|BITS64,IMM_NORMAL|BITS8,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+18313, 544, 5149},
};

static const struct itemplate instrux_VCMPEQ_OSSS[5] = {
    /*   0 : VCMPEQ_OSSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 10        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(10) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28840, 439, 3174},
    /*   1 : VCMPEQ_OSSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 10        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(10) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28849, 439, 3174},
    /*   2 : VCMPEQ_OSSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 10        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(10) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28840, 439, 3204},
    /*   3 : VCMPEQ_OSSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 10        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(10) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_OSSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28849, 439, 3204},
    /*   4 : VCMPEQ_OSSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 10    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(10) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPEQ_OSSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6228, 544, 5022},
};

static const struct itemplate instrux_VCMPEQSS[3] = {
    /*   0 : VCMPEQSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 00        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(00) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28858, 439, 3175},
    /*   1 : VCMPEQSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 00        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(00) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28867, 439, 3175},
    /*   2 : VCMPEQSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 00    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(00) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPEQSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+4820, 544, 4782},
};

static const struct itemplate instrux_VCMPLT_OSSS[3] = {
    /*   0 : VCMPLT_OSSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 01        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(01) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OSSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28876, 439, 3176},
    /*   1 : VCMPLT_OSSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 01        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(01) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OSSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28885, 439, 3176},
    /*   2 : VCMPLT_OSSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 01    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(01) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLT_OSSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+4908, 544, 4806},
};

static const struct itemplate instrux_VCMPLTSS[3] = {
    /*   0 : VCMPLTSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 01        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(01) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLTSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28876, 439, 3177},
    /*   1 : VCMPLTSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 01        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(01) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLTSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28885, 439, 3177},
    /*   2 : VCMPLTSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 01    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(01) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLTSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+4908, 544, 4798},
};

static const struct itemplate instrux_VCMPLE_OSSS[3] = {
    /*   0 : VCMPLE_OSSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 02        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(02) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OSSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28894, 439, 3178},
    /*   1 : VCMPLE_OSSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 02        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(02) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OSSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28903, 439, 3178},
    /*   2 : VCMPLE_OSSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 02    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(02) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLE_OSSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+4996, 544, 4822},
};

static const struct itemplate instrux_VCMPLESS[3] = {
    /*   0 : VCMPLESS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 02        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(02) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLESS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28894, 439, 3179},
    /*   1 : VCMPLESS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 02        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(02) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLESS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28903, 439, 3179},
    /*   2 : VCMPLESS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 02    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(02) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLESS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+4996, 544, 4814},
};

static const struct itemplate instrux_VCMPUNORD_QSS[3] = {
    /*   0 : VCMPUNORD_QSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 03        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(03) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_QSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28912, 439, 3180},
    /*   1 : VCMPUNORD_QSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 03        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(03) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_QSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28921, 439, 3180},
    /*   2 : VCMPUNORD_QSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 03    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(03) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPUNORD_QSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5084, 544, 4838},
};

static const struct itemplate instrux_VCMPUNORDSS[3] = {
    /*   0 : VCMPUNORDSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 03        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(03) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORDSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28912, 439, 3181},
    /*   1 : VCMPUNORDSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 03        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(03) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORDSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28921, 439, 3181},
    /*   2 : VCMPUNORDSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 03    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(03) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPUNORDSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5084, 544, 4830},
};

static const struct itemplate instrux_VCMPNEQ_UQSS[3] = {
    /*   0 : VCMPNEQ_UQSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 04        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(04) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_UQSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28930, 439, 3182},
    /*   1 : VCMPNEQ_UQSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 04        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(04) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_UQSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28939, 439, 3182},
    /*   2 : VCMPNEQ_UQSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 04    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(04) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNEQ_UQSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5172, 544, 4854},
};

static const struct itemplate instrux_VCMPNEQSS[3] = {
    /*   0 : VCMPNEQSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 04        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(04) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28930, 439, 3183},
    /*   1 : VCMPNEQSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 04        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(04) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28939, 439, 3183},
    /*   2 : VCMPNEQSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 04    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(04) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNEQSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5172, 544, 4846},
};

static const struct itemplate instrux_VCMPNLT_USSS[3] = {
    /*   0 : VCMPNLT_USSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 05        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(05) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_USSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28948, 439, 3184},
    /*   1 : VCMPNLT_USSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 05        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(05) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_USSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28957, 439, 3184},
    /*   2 : VCMPNLT_USSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 05    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(05) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLT_USSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5260, 544, 4870},
};

static const struct itemplate instrux_VCMPNLTSS[3] = {
    /*   0 : VCMPNLTSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 05        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(05) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLTSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28948, 439, 3185},
    /*   1 : VCMPNLTSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 05        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(05) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLTSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28957, 439, 3185},
    /*   2 : VCMPNLTSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 05    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(05) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLTSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5260, 544, 4862},
};

static const struct itemplate instrux_VCMPNLE_USSS[3] = {
    /*   0 : VCMPNLE_USSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 06        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(06) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_USSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28966, 439, 3186},
    /*   1 : VCMPNLE_USSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 06        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(06) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_USSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28975, 439, 3186},
    /*   2 : VCMPNLE_USSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 06    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(06) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLE_USSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5348, 544, 4886},
};

static const struct itemplate instrux_VCMPNLESS[3] = {
    /*   0 : VCMPNLESS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 06        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(06) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLESS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28966, 439, 3187},
    /*   1 : VCMPNLESS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 06        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(06) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLESS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28975, 439, 3187},
    /*   2 : VCMPNLESS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 06    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(06) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLESS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5348, 544, 4878},
};

static const struct itemplate instrux_VCMPORD_QSS[3] = {
    /*   0 : VCMPORD_QSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 07        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(07) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_QSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28984, 439, 3188},
    /*   1 : VCMPORD_QSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 07        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(07) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_QSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28993, 439, 3188},
    /*   2 : VCMPORD_QSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 07    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(07) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPORD_QSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5436, 544, 4902},
};

static const struct itemplate instrux_VCMPORDSS[3] = {
    /*   0 : VCMPORDSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 07        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(07) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORDSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+28984, 439, 3189},
    /*   1 : VCMPORDSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 07        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(07) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORDSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+28993, 439, 3189},
    /*   2 : VCMPORDSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 07    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(07) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPORDSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5436, 544, 4894},
};

static const struct itemplate instrux_VCMPEQ_UQSS[3] = {
    /*   0 : VCMPEQ_UQSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 08        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(08) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_UQSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29002, 439, 3190},
    /*   1 : VCMPEQ_UQSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 08        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(08) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_UQSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29011, 439, 3190},
    /*   2 : VCMPEQ_UQSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 08    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(08) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPEQ_UQSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5524, 544, 4910},
};

static const struct itemplate instrux_VCMPNGE_USSS[3] = {
    /*   0 : VCMPNGE_USSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 09        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(09) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_USSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29020, 439, 3191},
    /*   1 : VCMPNGE_USSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 09        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(09) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_USSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29029, 439, 3191},
    /*   2 : VCMPNGE_USSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 09    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(09) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGE_USSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5612, 544, 4926},
};

static const struct itemplate instrux_VCMPNGESS[3] = {
    /*   0 : VCMPNGESS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 09        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(09) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGESS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29020, 439, 3192},
    /*   1 : VCMPNGESS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 09        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(09) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGESS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29029, 439, 3192},
    /*   2 : VCMPNGESS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 09    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(09) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGESS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5612, 544, 4918},
};

static const struct itemplate instrux_VCMPNGT_USSS[3] = {
    /*   0 : VCMPNGT_USSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 0a        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(0a) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_USSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29038, 439, 3193},
    /*   1 : VCMPNGT_USSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 0a        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(0a) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_USSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29047, 439, 3193},
    /*   2 : VCMPNGT_USSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 0a    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(0a) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGT_USSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5700, 544, 4942},
};

static const struct itemplate instrux_VCMPNGTSS[3] = {
    /*   0 : VCMPNGTSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 0a        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(0a) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGTSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29038, 439, 3194},
    /*   1 : VCMPNGTSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 0a        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(0a) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGTSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29047, 439, 3194},
    /*   2 : VCMPNGTSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 0a    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(0a) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGTSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5700, 544, 4934},
};

static const struct itemplate instrux_VCMPFALSE_OQSS[3] = {
    /*   0 : VCMPFALSE_OQSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 0b        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(0b) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OQSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29056, 439, 3195},
    /*   1 : VCMPFALSE_OQSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 0b        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(0b) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OQSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29065, 439, 3195},
    /*   2 : VCMPFALSE_OQSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 0b    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(0b) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPFALSE_OQSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5788, 544, 4958},
};

static const struct itemplate instrux_VCMPFALSESS[3] = {
    /*   0 : VCMPFALSESS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 0b        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(0b) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSESS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29056, 439, 3196},
    /*   1 : VCMPFALSESS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 0b        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(0b) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSESS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29065, 439, 3196},
    /*   2 : VCMPFALSESS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 0b    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(0b) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPFALSESS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5788, 544, 4950},
};

static const struct itemplate instrux_VCMPNEQ_OQSS[3] = {
    /*   0 : VCMPNEQ_OQSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 0c        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(0c) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OQSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29074, 439, 3197},
    /*   1 : VCMPNEQ_OQSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 0c        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(0c) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OQSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29083, 439, 3197},
    /*   2 : VCMPNEQ_OQSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 0c    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(0c) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNEQ_OQSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5876, 544, 4966},
};

static const struct itemplate instrux_VCMPGE_OSSS[3] = {
    /*   0 : VCMPGE_OSSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 0d        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(0d) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OSSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29092, 439, 3198},
    /*   1 : VCMPGE_OSSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 0d        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(0d) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OSSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29101, 439, 3198},
    /*   2 : VCMPGE_OSSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 0d    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(0d) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGE_OSSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5964, 544, 4982},
};

static const struct itemplate instrux_VCMPGESS[3] = {
    /*   0 : VCMPGESS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 0d        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(0d) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGESS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29092, 439, 3199},
    /*   1 : VCMPGESS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 0d        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(0d) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGESS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29101, 439, 3199},
    /*   2 : VCMPGESS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 0d    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(0d) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGESS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+5964, 544, 4974},
};

static const struct itemplate instrux_VCMPGT_OSSS[3] = {
    /*   0 : VCMPGT_OSSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 0e        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(0e) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OSSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29110, 439, 3200},
    /*   1 : VCMPGT_OSSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 0e        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(0e) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OSSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29119, 439, 3200},
    /*   2 : VCMPGT_OSSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 0e    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(0e) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGT_OSSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6052, 544, 4998},
};

static const struct itemplate instrux_VCMPGTSS[3] = {
    /*   0 : VCMPGTSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 0e        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(0e) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGTSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29110, 439, 3201},
    /*   1 : VCMPGTSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 0e        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(0e) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGTSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29119, 439, 3201},
    /*   2 : VCMPGTSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 0e    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(0e) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGTSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6052, 544, 4990},
};

static const struct itemplate instrux_VCMPTRUE_UQSS[3] = {
    /*   0 : VCMPTRUE_UQSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 0f        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(0f) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_UQSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29128, 439, 3202},
    /*   1 : VCMPTRUE_UQSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 0f        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(0f) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_UQSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29137, 439, 3202},
    /*   2 : VCMPTRUE_UQSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 0f    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(0f) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPTRUE_UQSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6140, 544, 5014},
};

static const struct itemplate instrux_VCMPTRUESS[3] = {
    /*   0 : VCMPTRUESS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 0f        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(0f) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUESS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29128, 439, 3203},
    /*   1 : VCMPTRUESS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 0f        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(0f) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUESS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29137, 439, 3203},
    /*   2 : VCMPTRUESS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 0f    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(0f) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPTRUESS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6140, 544, 5006},
};

static const struct itemplate instrux_VCMPLT_OQSS[3] = {
    /*   0 : VCMPLT_OQSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 11        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(11) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OQSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29146, 439, 3205},
    /*   1 : VCMPLT_OQSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 11        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(11) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLT_OQSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29155, 439, 3205},
    /*   2 : VCMPLT_OQSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 11    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(11) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLT_OQSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6316, 544, 5030},
};

static const struct itemplate instrux_VCMPLE_OQSS[3] = {
    /*   0 : VCMPLE_OQSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 12        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(12) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OQSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29164, 439, 3206},
    /*   1 : VCMPLE_OQSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 12        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(12) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPLE_OQSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29173, 439, 3206},
    /*   2 : VCMPLE_OQSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 12    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(12) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPLE_OQSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6404, 544, 5038},
};

static const struct itemplate instrux_VCMPUNORD_SSS[3] = {
    /*   0 : VCMPUNORD_SSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 13        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(13) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_SSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29182, 439, 3207},
    /*   1 : VCMPUNORD_SSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 13        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(13) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPUNORD_SSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29191, 439, 3207},
    /*   2 : VCMPUNORD_SSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 13    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(13) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPUNORD_SSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6492, 544, 5046},
};

static const struct itemplate instrux_VCMPNEQ_USSS[3] = {
    /*   0 : VCMPNEQ_USSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 14        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(14) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_USSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29200, 439, 3208},
    /*   1 : VCMPNEQ_USSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 14        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(14) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_USSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29209, 439, 3208},
    /*   2 : VCMPNEQ_USSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 14    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(14) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNEQ_USSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6580, 544, 5054},
};

static const struct itemplate instrux_VCMPNLT_UQSS[3] = {
    /*   0 : VCMPNLT_UQSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 15        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(15) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_UQSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29218, 439, 3209},
    /*   1 : VCMPNLT_UQSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 15        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(15) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLT_UQSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29227, 439, 3209},
    /*   2 : VCMPNLT_UQSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 15    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(15) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLT_UQSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6668, 544, 5062},
};

static const struct itemplate instrux_VCMPNLE_UQSS[3] = {
    /*   0 : VCMPNLE_UQSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 16        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(16) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_UQSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29236, 439, 3210},
    /*   1 : VCMPNLE_UQSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 16        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(16) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNLE_UQSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29245, 439, 3210},
    /*   2 : VCMPNLE_UQSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 16    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(16) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNLE_UQSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6756, 544, 5070},
};

static const struct itemplate instrux_VCMPORD_SSS[3] = {
    /*   0 : VCMPORD_SSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 17        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(17) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_SSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29254, 439, 3211},
    /*   1 : VCMPORD_SSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 17        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(17) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPORD_SSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29263, 439, 3211},
    /*   2 : VCMPORD_SSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 17    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(17) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPORD_SSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6844, 544, 5078},
};

static const struct itemplate instrux_VCMPEQ_USSS[3] = {
    /*   0 : VCMPEQ_USSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 18        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(18) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_USSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29272, 439, 3212},
    /*   1 : VCMPEQ_USSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 18        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(18) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPEQ_USSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29281, 439, 3212},
    /*   2 : VCMPEQ_USSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 18    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(18) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPEQ_USSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+6932, 544, 5086},
};

static const struct itemplate instrux_VCMPNGE_UQSS[3] = {
    /*   0 : VCMPNGE_UQSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 19        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(19) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_UQSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29290, 439, 3213},
    /*   1 : VCMPNGE_UQSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 19        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(19) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGE_UQSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29299, 439, 3213},
    /*   2 : VCMPNGE_UQSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 19    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(19) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGE_UQSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+7020, 544, 5094},
};

static const struct itemplate instrux_VCMPNGT_UQSS[3] = {
    /*   0 : VCMPNGT_UQSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 1a        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(1a) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_UQSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29308, 439, 3214},
    /*   1 : VCMPNGT_UQSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 1a        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(1a) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNGT_UQSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29317, 439, 3214},
    /*   2 : VCMPNGT_UQSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 1a    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(1a) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNGT_UQSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+7108, 544, 5102},
};

static const struct itemplate instrux_VCMPFALSE_OSSS[3] = {
    /*   0 : VCMPFALSE_OSSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 1b        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(1b) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OSSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29326, 439, 3215},
    /*   1 : VCMPFALSE_OSSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 1b        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(1b) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPFALSE_OSSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29335, 439, 3215},
    /*   2 : VCMPFALSE_OSSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 1b    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(1b) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPFALSE_OSSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+7196, 544, 5110},
};

static const struct itemplate instrux_VCMPNEQ_OSSS[3] = {
    /*   0 : VCMPNEQ_OSSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 1c        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(1c) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OSSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29344, 439, 3216},
    /*   1 : VCMPNEQ_OSSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 1c        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(1c) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPNEQ_OSSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29353, 439, 3216},
    /*   2 : VCMPNEQ_OSSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 1c    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(1c) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPNEQ_OSSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+7284, 544, 5118},
};

static const struct itemplate instrux_VCMPGE_OQSS[3] = {
    /*   0 : VCMPGE_OQSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 1d        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(1d) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OQSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29362, 439, 3217},
    /*   1 : VCMPGE_OQSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 1d        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(1d) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGE_OQSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29371, 439, 3217},
    /*   2 : VCMPGE_OQSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 1d    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(1d) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGE_OQSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+7372, 544, 5126},
};

static const struct itemplate instrux_VCMPGT_OQSS[3] = {
    /*   0 : VCMPGT_OQSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 1e        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(1e) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OQSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29380, 439, 3218},
    /*   1 : VCMPGT_OQSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 1e        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(1e) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPGT_OQSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29389, 439, 3218},
    /*   2 : VCMPGT_OQSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 1e    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(1e) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPGT_OQSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+7460, 544, 5134},
};

static const struct itemplate instrux_VCMPTRUE_USSS[3] = {
    /*   0 : VCMPTRUE_USSS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f3.0f c2 /r 1f        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 001(1f) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_USSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29398, 439, 3219},
    /*   1 : VCMPTRUE_USSS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f3.0f c2 /r 1f        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 001(1f) : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPTRUE_USSS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29407, 439, 3219},
    /*   2 : VCMPTRUE_USSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 1f    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(1f) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPTRUE_USSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+7548, 544, 5142},
};

static const struct itemplate instrux_VCMPSS[3] = {
    /*   0 : VCMPSS xmmreg,xmmreg*,xmmrm32,imm8 [rvmi:     vex.nds.lig.f3.0f c2 /r ib        ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(c2) 120 023 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPSS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+51955, 439, 3220},
    /*   1 : VCMPSS xmmreg,xmmrm32,imm8 [r+vmi:     vex.nds.lig.f3.0f c2 /r ib        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(c2) 110 022 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCMPSS, 3, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51963, 439, 3220},
    /*   2 : VCMPSS kreg|mask,xmmreg,xmmrm32|sae,imm8 [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r ib    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 023 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPSS, 4, {OPMASKREG,XMMREG,RM_XMM|BITS32,IMM_NORMAL|BITS8,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+18323, 544, 5150},
};

static const struct itemplate instrux_VCOMISD[2] = {
    /*   0 : VCOMISD xmmreg,xmmrm64 [rm:       vex.lig.66.0f 2f /r               ] FL,AVX,SANDYBRIDGE */
        /* 270(001 001) 001(2f) 110 : NOAPX,LIG,WIG,FL,VEX,AVX,SANDYBRIDGE */
        {I_VCOMISD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58792, 441, 3221},
    /*   1 : VCOMISD xmmreg,xmmrm64|sae [rm:t1s:   evex.lig.66.0f.w1 2f /r           ] FL,AVX512,FUTURE */
        /* 250(f1 fd 08) 306 001(2f) 110 : LIG,FL,EVEX,PROT,AVX512,FUTURE */
        {I_VCOMISD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+31045, 547, 5151},
};

static const struct itemplate instrux_VCOMISS[2] = {
    /*   0 : VCOMISS xmmreg,xmmrm32 [rm:       vex.lig.0f 2f /r                  ] FL,AVX,SANDYBRIDGE */
        /* 270(001 000) 001(2f) 110 : NOAPX,LIG,WIG,FL,VEX,AVX,SANDYBRIDGE */
        {I_VCOMISS, 2, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58799, 441, 3222},
    /*   1 : VCOMISS xmmreg,xmmrm32|sae [rm:t1s:   evex.lig.0f.w0 2f /r              ] FL,AVX512,FUTURE */
        /* 250(f1 7c 08) 306 001(2f) 110 : LIG,FL,EVEX,PROT,AVX512,FUTURE */
        {I_VCOMISS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+31054, 547, 5152},
};

static const struct itemplate instrux_VCVTDQ2PD[5] = {
    /*   0 : VCVTDQ2PD xmmreg,xmmrm64 [rm:       vex.128.f3.0f e6 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 002) 001(e6) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTDQ2PD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58806, 432, 3223},
    /*   1 : VCVTDQ2PD ymmreg,xmmrm128 [rm:       vex.256.f3.0f e6 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 006) 001(e6) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTDQ2PD, 2, {YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58813, 432, 3224},
    /*   2 : VCVTDQ2PD xmmreg|mask|z,xmmrm64|b32 [rm:hv:    evex.128.f3.0f.w0 e6 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7e 08) 302 001(e6) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTDQ2PD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31171, 542, 5165},
    /*   3 : VCVTDQ2PD ymmreg|mask|z,xmmrm128|b32 [rm:hv:    evex.256.f3.0f.w0 e6 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7e 28) 302 001(e6) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTDQ2PD, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31180, 542, 5166},
    /*   4 : VCVTDQ2PD zmmreg|mask|z,ymmrm256|b32|er [rm:hv:    evex.512.f3.0f.w0 e6 /r           ] AVX512,FUTURE */
        /* 250(f1 7e 48) 302 001(e6) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VCVTDQ2PD, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+31189, 543, 5167},
};

static const struct itemplate instrux_VCVTDQ2PS[5] = {
    /*   0 : VCVTDQ2PS xmmreg,xmmrm128 [rm:       vex.128.0f 5b /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 000) 001(5b) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTDQ2PS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58820, 432, 3225},
    /*   1 : VCVTDQ2PS ymmreg,ymmrm256 [rm:       vex.256.0f 5b /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 004) 001(5b) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTDQ2PS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58827, 432, 3226},
    /*   2 : VCVTDQ2PS xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.0f.w0 5b /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 08) 301 001(5b) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTDQ2PS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31198, 542, 5168},
    /*   3 : VCVTDQ2PS ymmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.0f.w0 5b /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 28) 301 001(5b) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTDQ2PS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31207, 542, 5169},
    /*   4 : VCVTDQ2PS zmmreg|mask|z,zmmrm512|b32|er [rm:fv:    evex.512.0f.w0 5b /r              ] AVX512,FUTURE */
        /* 250(f1 7c 48) 301 001(5b) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VCVTDQ2PS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+31216, 543, 5170},
};

static const struct itemplate instrux_VCVTPD2DQ[7] = {
    /*   0 : VCVTPD2DQ xmmreg,xmmreg [rm:       vex.128.f2.0f e6 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 003) 001(e6) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTPD2DQ, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58834, 432, 3227},
    /*   1 : VCVTPD2DQ xmmreg,mem128 [rm:       vex.128.f2.0f e6 /r               ] AR0-1,SO,AVX,SANDYBRIDGE */
        /* 270(001 003) 001(e6) 110 : AR0,AR1,SO,NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTPD2DQ, 2, {XMMREG|RN_L16,MEMORY|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58834, 442, 3228},
    /*   2 : VCVTPD2DQ xmmreg,ymmreg [rm:       vex.256.f2.0f e6 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 007) 001(e6) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTPD2DQ, 2, {XMMREG|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58841, 432, 3229},
    /*   3 : VCVTPD2DQ xmmreg,mem256 [rm:       vex.256.f2.0f e6 /r               ] AR0-1,SY,AVX,SANDYBRIDGE */
        /* 270(001 007) 001(e6) 110 : AR0,AR1,SY,NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTPD2DQ, 2, {XMMREG|RN_L16,MEMORY|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58841, 443, 3230},
    /*   4 : VCVTPD2DQ xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.f2.0f.w1 e6 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 ff 08) 301 001(e6) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPD2DQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31225, 542, 5171},
    /*   5 : VCVTPD2DQ xmmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.f2.0f.w1 e6 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 ff 28) 301 001(e6) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPD2DQ, 2, {XMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31234, 542, 5172},
    /*   6 : VCVTPD2DQ ymmreg|mask|z,zmmrm512|b64|er [rm:fv:    evex.512.f2.0f.w1 e6 /r           ] AVX512,FUTURE */
        /* 250(f1 ff 48) 301 001(e6) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VCVTPD2DQ, 2, {YMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|ER,0,0,0}, nasm_bytecodes+31243, 543, 5173},
};

static const struct itemplate instrux_VCVTPD2PS[7] = {
    /*   0 : VCVTPD2PS xmmreg,xmmreg [rm:       vex.128.66.0f 5a /r               ] AVX,SANDYBRIDGE */
        /* 270(001 001) 001(5a) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTPD2PS, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58848, 432, 3231},
    /*   1 : VCVTPD2PS xmmreg,mem128 [rm:       vex.128.66.0f 5a /r               ] AR0-1,SO,AVX,SANDYBRIDGE */
        /* 270(001 001) 001(5a) 110 : AR0,AR1,SO,NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTPD2PS, 2, {XMMREG|RN_L16,MEMORY|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58848, 442, 3232},
    /*   2 : VCVTPD2PS xmmreg,ymmreg [rm:       vex.256.66.0f 5a /r               ] AVX,SANDYBRIDGE */
        /* 270(001 005) 001(5a) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTPD2PS, 2, {XMMREG|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58855, 432, 3233},
    /*   3 : VCVTPD2PS xmmreg,mem256 [rm:       vex.256.66.0f 5a /r               ] AR0-1,SY,AVX,SANDYBRIDGE */
        /* 270(001 005) 001(5a) 110 : AR0,AR1,SY,NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTPD2PS, 2, {XMMREG|RN_L16,MEMORY|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58855, 443, 3234},
    /*   4 : VCVTPD2PS xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.66.0f.w1 5a /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 08) 301 001(5a) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPD2PS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31252, 542, 5174},
    /*   5 : VCVTPD2PS xmmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.66.0f.w1 5a /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 28) 301 001(5a) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPD2PS, 2, {XMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31261, 542, 5175},
    /*   6 : VCVTPD2PS ymmreg|mask|z,zmmrm512|b64|er [rm:fv:    evex.512.66.0f.w1 5a /r           ] AVX512,FUTURE */
        /* 250(f1 fd 48) 301 001(5a) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VCVTPD2PS, 2, {YMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|ER,0,0,0}, nasm_bytecodes+31270, 543, 5176},
};

static const struct itemplate instrux_VCVTPS2DQ[5] = {
    /*   0 : VCVTPS2DQ xmmreg,xmmrm128 [rm:       vex.128.66.0f 5b /r               ] AVX,SANDYBRIDGE */
        /* 270(001 001) 001(5b) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTPS2DQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58862, 432, 3235},
    /*   1 : VCVTPS2DQ ymmreg,ymmrm256 [rm:       vex.256.66.0f 5b /r               ] AVX,SANDYBRIDGE */
        /* 270(001 005) 001(5b) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTPS2DQ, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58869, 432, 3236},
    /*   2 : VCVTPS2DQ xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.66.0f.w0 5b /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7d 08) 301 001(5b) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPS2DQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31387, 542, 5189},
    /*   3 : VCVTPS2DQ ymmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.66.0f.w0 5b /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7d 28) 301 001(5b) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPS2DQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31396, 542, 5190},
    /*   4 : VCVTPS2DQ zmmreg|mask|z,zmmrm512|b32|er [rm:fv:    evex.512.66.0f.w0 5b /r           ] AVX512,FUTURE */
        /* 250(f1 7d 48) 301 001(5b) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VCVTPS2DQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+31405, 543, 5191},
};

static const struct itemplate instrux_VCVTPS2PD[5] = {
    /*   0 : VCVTPS2PD xmmreg,xmmrm64 [rm:       vex.128.0f 5a /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 000) 001(5a) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTPS2PD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58876, 432, 3237},
    /*   1 : VCVTPS2PD ymmreg,xmmrm128 [rm:       vex.256.0f 5a /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 004) 001(5a) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTPS2PD, 2, {YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58883, 432, 3238},
    /*   2 : VCVTPS2PD xmmreg|mask|z,xmmrm64|b32 [rm:hv:    evex.128.0f.w0 5a /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 08) 302 001(5a) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPS2PD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31414, 542, 5192},
    /*   3 : VCVTPS2PD ymmreg|mask|z,xmmrm128|b32 [rm:hv:    evex.256.0f.w0 5a /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 28) 302 001(5a) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPS2PD, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31423, 542, 5193},
    /*   4 : VCVTPS2PD zmmreg|mask|z,ymmrm256|b32|sae [rm:hv:    evex.512.0f.w0 5a /r              ] AVX512,FUTURE */
        /* 250(f1 7c 48) 302 001(5a) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VCVTPS2PD, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+31432, 543, 5194},
};

static const struct itemplate instrux_VCVTSD2SI[4] = {
    /*   0 : VCVTSD2SI reg32,xmmrm64 [rm:       vex.lig.f2.0f.w0 2d /r            ] AVX,SANDYBRIDGE */
        /* 270(001 003) 001(2d) 110 : NOAPX,LIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTSD2SI, 2, {REG_GPR|BITS32|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58890, 444, 3239},
    /*   1 : VCVTSD2SI reg64,xmmrm64 [rm:       vex.lig.f2.0f.w1 2d /r            ] LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 270(001 203) 001(2d) 110 : NOAPX,LIG,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VCVTSD2SI, 2, {REG_GPR|BITS64|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58897, 445, 3240},
    /*   2 : VCVTSD2SI reg32,xmmrm64|er [rm:t1f64: evex.lig.f2.0f.w0 2d /r           ] AVX512,FUTURE */
        /* 250(f1 7f 08) 310 001(2d) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTSD2SI, 2, {REG_GPR|BITS32,RM_XMM|BITS64,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+31576, 544, 5216},
    /*   3 : VCVTSD2SI reg64,xmmrm64|er [rm:t1f64: evex.lig.f2.0f.w1 2d /r           ] AVX512,FUTURE */
        /* 250(f1 ff 08) 310 001(2d) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTSD2SI, 2, {REG_GPR|BITS64,RM_XMM|BITS64,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+31585, 544, 5217},
};

static const struct itemplate instrux_VCVTSD2SS[4] = {
    /*   0 : VCVTSD2SS xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f 5a /r           ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(5a) 120 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTSD2SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58904, 439, 3241},
    /*   1 : VCVTSD2SS xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f 5a /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(5a) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTSD2SS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58911, 439, 3241},
    /*   2 : VCVTSD2SS xmmreg|mask|z,xmmreg*,xmmrm64|er [rvm:t1s:  evex.nds.lig.f2.0f.w1 5a /r       ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(5a) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTSD2SS, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+31594, 544, 5218},
    /*   3 : VCVTSD2SS xmmreg|mask|z,xmmrm64|er [r+vm:t1s:  evex.nds.lig.f2.0f.w1 5a /r       ] ND,AVX512,FUTURE */
        /* 240(f1 ff 08) 306 001(5a) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTSD2SS, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+31603, 544, 5218},
};

static const struct itemplate instrux_VCVTSI2SD[10] = {
    /*   0 : VCVTSI2SD xmmreg,xmmreg*,rm32 [rvm:      vex.nds.lig.f2.0f.w0 2a /r        ] AR0,AR1,AR2,SD,AVX,SANDYBRIDGE */
        /* 261(001 003) 001(2a) 120 : AR0,AR1,AR2,SD,NOAPX,LIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTSI2SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58918, 446, 3242},
    /*   1 : VCVTSI2SD xmmreg,rm32 [r+vm:      vex.nds.lig.f2.0f.w0 2a /r        ] ND,AR0,AR1,SD,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(2a) 110 : AR0,AR1,SD,NOAPX,LIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTSI2SD, 2, {XMMREG|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58925, 447, 3242},
    /*   2 : VCVTSI2SD xmmreg,xmmreg*,mem32 [rvm:      vex.nds.lig.f2.0f.w0 2a /r        ] ND,AR0,AR1,AR2,SD,AVX,SANDYBRIDGE */
        /* 261(001 003) 001(2a) 120 : AR0,AR1,AR2,SD,NOAPX,LIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTSI2SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,MEMORY|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58918, 446, 3243},
    /*   3 : VCVTSI2SD xmmreg,mem32 [r+vm:      vex.nds.lig.f2.0f.w0 2a /r        ] ND,AR0,AR1,SD,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(2a) 110 : AR0,AR1,SD,NOAPX,LIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTSI2SD, 2, {XMMREG|RN_L16,MEMORY|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58925, 447, 3243},
    /*   4 : VCVTSI2SD xmmreg,xmmreg*,rm64 [rvm:      vex.nds.lig.f2.0f.w1 2a /r        ] AR0,AR1,AR2,SQ,LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 261(001 203) 001(2a) 120 : AR0,AR1,AR2,SQ,NOAPX,LIG,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VCVTSI2SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58932, 448, 3244},
    /*   5 : VCVTSI2SD xmmreg,rm64 [r+vm:      vex.nds.lig.f2.0f.w1 2a /r        ] ND,AR0,AR1,SQ,LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 260(001 203) 001(2a) 110 : AR0,AR1,SQ,NOAPX,LIG,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VCVTSI2SD, 2, {XMMREG|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58939, 449, 3244},
    /*   6 : VCVTSI2SD xmmreg,xmmreg*,rm32 [rvm:t1s:  evex.nds.lig.f2.0f.w0 2a /r       ] AVX512,FUTURE */
        /* 241(f1 7f 08) 306 001(2a) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTSI2SD, 3, {XMMREG,XMMREG,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+31630, 544, 5221},
    /*   7 : VCVTSI2SD xmmreg,rm32 [r+vm:t1s:  evex.nds.lig.f2.0f.w0 2a /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7f 08) 306 001(2a) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTSI2SD, 2, {XMMREG,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+31639, 544, 5221},
    /*   8 : VCVTSI2SD xmmreg,xmmreg*,rm64|er [rvm:t1s:  evex.nds.lig.f2.0f.w1 2a /r       ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(2a) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTSI2SD, 3, {XMMREG,XMMREG,RM_GPR|BITS64,0,0}, {0,0,ER,0,0}, nasm_bytecodes+31648, 544, 5222},
    /*   9 : VCVTSI2SD xmmreg,rm64|er [r+vm:t1s:  evex.nds.lig.f2.0f.w1 2a /r       ] ND,AVX512,FUTURE */
        /* 240(f1 ff 08) 306 001(2a) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTSI2SD, 2, {XMMREG,RM_GPR|BITS64,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+31657, 544, 5222},
};

static const struct itemplate instrux_VCVTSI2SS[10] = {
    /*   0 : VCVTSI2SS xmmreg,xmmreg*,rm32 [rvm:      vex.nds.lig.f3.0f.w0 2a /r        ] AR0,AR1,AR2,SD,AVX,SANDYBRIDGE */
        /* 261(001 002) 001(2a) 120 : AR0,AR1,AR2,SD,NOAPX,LIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTSI2SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58946, 446, 3245},
    /*   1 : VCVTSI2SS xmmreg,rm32 [r+vm:      vex.nds.lig.f3.0f.w0 2a /r        ] ND,AR0,AR1,SD,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(2a) 110 : AR0,AR1,SD,NOAPX,LIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTSI2SS, 2, {XMMREG|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58953, 447, 3245},
    /*   2 : VCVTSI2SS xmmreg,xmmreg*,mem32 [rvm:      vex.nds.lig.f3.0f.w0 2a /r        ] ND,AR0,AR1,AR2,SD,AVX,SANDYBRIDGE */
        /* 261(001 002) 001(2a) 120 : AR0,AR1,AR2,SD,NOAPX,LIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTSI2SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,MEMORY|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58946, 446, 3246},
    /*   3 : VCVTSI2SS xmmreg,mem32 [r+vm:      vex.nds.lig.f3.0f.w0 2a /r        ] ND,AR0,AR1,SD,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(2a) 110 : AR0,AR1,SD,NOAPX,LIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTSI2SS, 2, {XMMREG|RN_L16,MEMORY|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58953, 447, 3246},
    /*   4 : VCVTSI2SS xmmreg,xmmreg*,rm64 [rvm:      vex.nds.lig.f3.0f.w1 2a /r        ] AR0,AR1,AR2,SQ,LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 261(001 202) 001(2a) 120 : AR0,AR1,AR2,SQ,NOAPX,LIG,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VCVTSI2SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_GPR|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58960, 448, 3247},
    /*   5 : VCVTSI2SS xmmreg,rm64 [r+vm:      vex.nds.lig.f3.0f.w1 2a /r        ] ND,AR0,AR1,SQ,LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 260(001 202) 001(2a) 110 : AR0,AR1,SQ,NOAPX,LIG,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VCVTSI2SS, 2, {XMMREG|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58967, 449, 3247},
    /*   6 : VCVTSI2SS xmmreg,xmmreg*,rm32|er [rvm:t1s:  evex.nds.lig.f3.0f.w0 2a /r       ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(2a) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTSI2SS, 3, {XMMREG,XMMREG,RM_GPR|BITS32,0,0}, {0,0,ER,0,0}, nasm_bytecodes+31666, 544, 5223},
    /*   7 : VCVTSI2SS xmmreg,rm32|er [r+vm:t1s:  evex.nds.lig.f3.0f.w0 2a /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7e 08) 306 001(2a) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTSI2SS, 2, {XMMREG,RM_GPR|BITS32,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+31675, 544, 5223},
    /*   8 : VCVTSI2SS xmmreg,xmmreg*,rm64|er [rvm:t1s:  evex.nds.lig.f3.0f.w1 2a /r       ] AVX512,FUTURE */
        /* 241(f1 fe 08) 306 001(2a) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTSI2SS, 3, {XMMREG,XMMREG,RM_GPR|BITS64,0,0}, {0,0,ER,0,0}, nasm_bytecodes+31684, 544, 5224},
    /*   9 : VCVTSI2SS xmmreg,rm64|er [r+vm:t1s:  evex.nds.lig.f3.0f.w1 2a /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fe 08) 306 001(2a) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTSI2SS, 2, {XMMREG,RM_GPR|BITS64,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+31693, 544, 5224},
};

static const struct itemplate instrux_VCVTSS2SD[4] = {
    /*   0 : VCVTSS2SD xmmreg,xmmreg*,xmmrm32 [rvm:      vex.nds.lig.f3.0f 5a /r           ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(5a) 120 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTSS2SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+58974, 439, 3248},
    /*   1 : VCVTSS2SD xmmreg,xmmrm32 [r+vm:      vex.nds.lig.f3.0f 5a /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(5a) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTSS2SD, 2, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58981, 439, 3248},
    /*   2 : VCVTSS2SD xmmreg|mask|z,xmmreg*,xmmrm32|sae [rvm:t1s:  evex.nds.lig.f3.0f.w0 5a /r       ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(5a) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTSS2SD, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+31702, 544, 5225},
    /*   3 : VCVTSS2SD xmmreg|mask|z,xmmrm32|sae [r+vm:t1s:  evex.nds.lig.f3.0f.w0 5a /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7e 08) 306 001(5a) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTSS2SD, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+31711, 544, 5225},
};

static const struct itemplate instrux_VCVTSS2SI[4] = {
    /*   0 : VCVTSS2SI reg32,xmmrm32 [rm:       vex.lig.f3.0f.w0 2d /r            ] AVX,SANDYBRIDGE */
        /* 270(001 002) 001(2d) 110 : NOAPX,LIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTSS2SI, 2, {REG_GPR|BITS32|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58988, 444, 3249},
    /*   1 : VCVTSS2SI reg64,xmmrm32 [rm:       vex.lig.f3.0f.w1 2d /r            ] LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 270(001 202) 001(2d) 110 : NOAPX,LIG,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VCVTSS2SI, 2, {REG_GPR|BITS64|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+58995, 445, 3250},
    /*   2 : VCVTSS2SI reg32,xmmrm32|er [rm:t1f32: evex.lig.f3.0f.w0 2d /r           ] AVX512,FUTURE */
        /* 250(f1 7e 08) 307 001(2d) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTSS2SI, 2, {REG_GPR|BITS32,RM_XMM|BITS32,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+31720, 544, 5226},
    /*   3 : VCVTSS2SI reg64,xmmrm32|er [rm:t1f32: evex.lig.f3.0f.w1 2d /r           ] AVX512,FUTURE */
        /* 250(f1 fe 08) 307 001(2d) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTSS2SI, 2, {REG_GPR|BITS64,RM_XMM|BITS32,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+31729, 544, 5227},
};

static const struct itemplate instrux_VCVTTPD2DQ[7] = {
    /*   0 : VCVTTPD2DQ xmmreg,xmmreg [rm:       vex.128.66.0f e6 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 001) 001(e6) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTTPD2DQ, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59002, 432, 3251},
    /*   1 : VCVTTPD2DQ xmmreg,mem128 [rm:       vex.128.66.0f e6 /r               ] AR0-1,SO,AVX,SANDYBRIDGE */
        /* 270(001 001) 001(e6) 110 : AR0,AR1,SO,NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTTPD2DQ, 2, {XMMREG|RN_L16,MEMORY|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59002, 442, 3252},
    /*   2 : VCVTTPD2DQ xmmreg,ymmreg [rm:       vex.256.66.0f e6 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 005) 001(e6) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTTPD2DQ, 2, {XMMREG|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59009, 432, 3253},
    /*   3 : VCVTTPD2DQ xmmreg,mem256 [rm:       vex.256.66.0f e6 /r               ] AR0-1,SY,AVX,SANDYBRIDGE */
        /* 270(001 005) 001(e6) 110 : AR0,AR1,SY,NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTTPD2DQ, 2, {XMMREG|RN_L16,MEMORY|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59009, 443, 3254},
    /*   4 : VCVTTPD2DQ xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.66.0f.w1 e6 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 08) 301 001(e6) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTTPD2DQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31756, 542, 5230},
    /*   5 : VCVTTPD2DQ xmmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.66.0f.w1 e6 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 28) 301 001(e6) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTTPD2DQ, 2, {XMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31765, 542, 5231},
    /*   6 : VCVTTPD2DQ ymmreg|mask|z,zmmrm512|b64|sae [rm:fv:    evex.512.66.0f.w1 e6 /r           ] AVX512,FUTURE */
        /* 250(f1 fd 48) 301 001(e6) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VCVTTPD2DQ, 2, {YMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|SAE,0,0,0}, nasm_bytecodes+31774, 543, 5232},
};

static const struct itemplate instrux_VCVTTPS2DQ[5] = {
    /*   0 : VCVTTPS2DQ xmmreg,xmmrm128 [rm:       vex.128.f3.0f 5b /r               ] AVX,SANDYBRIDGE */
        /* 270(001 002) 001(5b) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTTPS2DQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59016, 432, 3255},
    /*   1 : VCVTTPS2DQ ymmreg,ymmrm256 [rm:       vex.256.f3.0f 5b /r               ] AVX,SANDYBRIDGE */
        /* 270(001 006) 001(5b) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTTPS2DQ, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59023, 432, 3256},
    /*   2 : VCVTTPS2DQ xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.f3.0f.w0 5b /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7e 08) 301 001(5b) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTTPS2DQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31864, 542, 5242},
    /*   3 : VCVTTPS2DQ ymmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.f3.0f.w0 5b /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7e 28) 301 001(5b) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTTPS2DQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31873, 542, 5243},
    /*   4 : VCVTTPS2DQ zmmreg|mask|z,zmmrm512|b32|sae [rm:fv:    evex.512.f3.0f.w0 5b /r           ] AVX512,FUTURE */
        /* 250(f1 7e 48) 301 001(5b) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VCVTTPS2DQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+31882, 543, 5244},
};

static const struct itemplate instrux_VCVTTSD2SI[4] = {
    /*   0 : VCVTTSD2SI reg32,xmmrm64 [rm:       vex.lig.f2.0f.w0 2c /r            ] AVX,SANDYBRIDGE */
        /* 270(001 003) 001(2c) 110 : NOAPX,LIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTTSD2SI, 2, {REG_GPR|BITS32|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59030, 444, 3257},
    /*   1 : VCVTTSD2SI reg64,xmmrm64 [rm:       vex.lig.f2.0f.w1 2c /r            ] LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 270(001 203) 001(2c) 110 : NOAPX,LIG,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VCVTTSD2SI, 2, {REG_GPR|BITS64|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59037, 445, 3258},
    /*   2 : VCVTTSD2SI reg32,xmmrm64|sae [rm:t1f64: evex.lig.f2.0f.w0 2c /r           ] AVX512,FUTURE */
        /* 250(f1 7f 08) 310 001(2c) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTTSD2SI, 2, {REG_GPR|BITS32,RM_XMM|BITS64,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+31972, 544, 5254},
    /*   3 : VCVTTSD2SI reg64,xmmrm64|sae [rm:t1f64: evex.lig.f2.0f.w1 2c /r           ] AVX512,FUTURE */
        /* 250(f1 ff 08) 310 001(2c) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTTSD2SI, 2, {REG_GPR|BITS64,RM_XMM|BITS64,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+31981, 544, 5255},
};

static const struct itemplate instrux_VCVTTSS2SI[4] = {
    /*   0 : VCVTTSS2SI reg32,xmmrm32 [rm:       vex.lig.f3.0f.w0 2c /r            ] AVX,SANDYBRIDGE */
        /* 270(001 002) 001(2c) 110 : NOAPX,LIG,VEX,AVX,SANDYBRIDGE */
        {I_VCVTTSS2SI, 2, {REG_GPR|BITS32|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59044, 444, 3259},
    /*   1 : VCVTTSS2SI reg64,xmmrm32 [rm:       vex.lig.f3.0f.w1 2c /r            ] LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 270(001 202) 001(2c) 110 : NOAPX,LIG,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VCVTTSS2SI, 2, {REG_GPR|BITS64|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59051, 445, 3260},
    /*   2 : VCVTTSS2SI reg32,xmmrm32|sae [rm:t1f32: evex.lig.f3.0f.w0 2c /r           ] AVX512,FUTURE */
        /* 250(f1 7e 08) 307 001(2c) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTTSS2SI, 2, {REG_GPR|BITS32,RM_XMM|BITS32,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+32008, 544, 5258},
    /*   3 : VCVTTSS2SI reg64,xmmrm32|sae [rm:t1f32: evex.lig.f3.0f.w1 2c /r           ] AVX512,FUTURE */
        /* 250(f1 fe 08) 307 001(2c) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTTSS2SI, 2, {REG_GPR|BITS64,RM_XMM|BITS32,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+32017, 544, 5259},
};

static const struct itemplate instrux_VDIVPD[10] = {
    /*   0 : VDIVPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 5e /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(5e) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VDIVPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59058, 432, 3261},
    /*   1 : VDIVPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 5e /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(5e) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VDIVPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59065, 432, 3261},
    /*   2 : VDIVPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 5e /r           ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(5e) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VDIVPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59072, 432, 3262},
    /*   3 : VDIVPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 5e /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(5e) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VDIVPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59079, 432, 3262},
    /*   4 : VDIVPD xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f.w1 5e /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(5e) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VDIVPD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+32224, 542, 5281},
    /*   5 : VDIVPD xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f.w1 5e /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(5e) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VDIVPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+32233, 542, 5281},
    /*   6 : VDIVPD ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f.w1 5e /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(5e) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VDIVPD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+32242, 542, 5282},
    /*   7 : VDIVPD ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f.w1 5e /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(5e) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VDIVPD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+32251, 542, 5282},
    /*   8 : VDIVPD zmmreg|mask|z,zmmreg*,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f.w1 5e /r       ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(5e) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VDIVPD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+32260, 543, 5283},
    /*   9 : VDIVPD zmmreg|mask|z,zmmrm512|b64|er [r+vm:fv:   evex.nds.512.66.0f.w1 5e /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(5e) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VDIVPD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|ER,0,0,0}, nasm_bytecodes+32269, 543, 5283},
};

static const struct itemplate instrux_VDIVPS[10] = {
    /*   0 : VDIVPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f 5e /r              ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(5e) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VDIVPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59086, 432, 3263},
    /*   1 : VDIVPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f 5e /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(5e) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VDIVPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59093, 432, 3263},
    /*   2 : VDIVPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f 5e /r              ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(5e) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VDIVPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59100, 432, 3264},
    /*   3 : VDIVPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f 5e /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(5e) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VDIVPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59107, 432, 3264},
    /*   4 : VDIVPS xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.0f.w0 5e /r          ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(5e) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VDIVPS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+32278, 542, 5284},
    /*   5 : VDIVPS xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.0f.w0 5e /r          ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7c 08) 301 001(5e) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VDIVPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+32287, 542, 5284},
    /*   6 : VDIVPS ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.0f.w0 5e /r          ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(5e) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VDIVPS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+32296, 542, 5285},
    /*   7 : VDIVPS ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.0f.w0 5e /r          ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7c 28) 301 001(5e) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VDIVPS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+32305, 542, 5285},
    /*   8 : VDIVPS zmmreg|mask|z,zmmreg*,zmmrm512|b32|er [rvm:fv:   evex.nds.512.0f.w0 5e /r          ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(5e) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VDIVPS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+32314, 543, 5286},
    /*   9 : VDIVPS zmmreg|mask|z,zmmrm512|b32|er [r+vm:fv:   evex.nds.512.0f.w0 5e /r          ] ND,AVX512,FUTURE */
        /* 240(f1 7c 48) 301 001(5e) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VDIVPS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+32323, 543, 5286},
};

static const struct itemplate instrux_VDIVSD[4] = {
    /*   0 : VDIVSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f 5e /r           ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(5e) 120 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VDIVSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59114, 439, 3265},
    /*   1 : VDIVSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f 5e /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(5e) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VDIVSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59121, 439, 3265},
    /*   2 : VDIVSD xmmreg|mask|z,xmmreg*,xmmrm64|er [rvm:t1s:  evex.nds.lig.f2.0f.w1 5e /r       ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(5e) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VDIVSD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+32332, 544, 5287},
    /*   3 : VDIVSD xmmreg|mask|z,xmmrm64|er [r+vm:t1s:  evex.nds.lig.f2.0f.w1 5e /r       ] ND,AVX512,FUTURE */
        /* 240(f1 ff 08) 306 001(5e) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VDIVSD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+32341, 544, 5287},
};

static const struct itemplate instrux_VDIVSS[4] = {
    /*   0 : VDIVSS xmmreg,xmmreg*,xmmrm32 [rvm:      vex.nds.lig.f3.0f 5e /r           ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(5e) 120 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VDIVSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59128, 439, 3266},
    /*   1 : VDIVSS xmmreg,xmmrm32 [r+vm:      vex.nds.lig.f3.0f 5e /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(5e) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VDIVSS, 2, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59135, 439, 3266},
    /*   2 : VDIVSS xmmreg|mask|z,xmmreg*,xmmrm32|er [rvm:t1s:  evex.nds.lig.f3.0f.w0 5e /r       ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(5e) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VDIVSS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+32350, 544, 5288},
    /*   3 : VDIVSS xmmreg|mask|z,xmmrm32|er [r+vm:t1s:  evex.nds.lig.f3.0f.w0 5e /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7e 08) 306 001(5e) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VDIVSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+32359, 544, 5288},
};

static const struct itemplate instrux_VDPPD[2] = {
    /*   0 : VDPPD xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     vex.nds.128.66.0f3a 41 /r ib      ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(41) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VDPPD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+51971, 432, 3267},
    /*   1 : VDPPD xmmreg,xmmrm128,imm8 [r+vmi:     vex.nds.128.66.0f3a 41 /r ib      ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(41) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VDPPD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51979, 432, 3267},
};

static const struct itemplate instrux_VDPPS[4] = {
    /*   0 : VDPPS xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     vex.nds.128.66.0f3a 40 /r ib      ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(40) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VDPPS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+51987, 432, 3268},
    /*   1 : VDPPS xmmreg,xmmrm128,imm8 [r+vmi:     vex.nds.128.66.0f3a 40 /r ib      ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(40) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VDPPS, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+51995, 432, 3268},
    /*   2 : VDPPS ymmreg,ymmreg*,ymmrm256,imm8 [rvmi:     vex.nds.256.66.0f3a 40 /r ib      ] AVX,SANDYBRIDGE */
        /* 261(003 005) 001(40) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VDPPS, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52003, 432, 3269},
    /*   3 : VDPPS ymmreg,ymmrm256,imm8 [r+vmi:     vex.nds.256.66.0f3a 40 /r ib      ] ND,AVX,SANDYBRIDGE */
        /* 260(003 005) 001(40) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VDPPS, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52011, 432, 3269},
};

static const struct itemplate instrux_VEXTRACTF128[1] = {
    /*   0 : VEXTRACTF128 xmmrm128,ymmreg,imm8 [mri:      vex.256.66.0f3a.w0 19 /r ib       ] AVX,SANDYBRIDGE */
        /* 270(003 005) 001(19) 101 022 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VEXTRACTF128, 3, {RM_XMM|BITS128|RN_L16,YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52019, 440, 3270},
};

static const struct itemplate instrux_VEXTRACTPS[4] = {
    /*   0 : VEXTRACTPS rm32,xmmreg,imm8 [mri:      vex.128.66.0f3a 17 /r ib          ] AVX,SANDYBRIDGE */
        /* 270(003 001) 001(17) 101 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VEXTRACTPS, 3, {RM_GPR|BITS32|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52027, 432, 3271},
    /*   1 : VEXTRACTPS reg32,xmmreg,imm8 [mri:t1s:  evex.128.66.0f3a.wig 17 /r ib     ] AVX512,FUTURE */
        /* 250(f3 7d 08) 306 001(17) 101 022 : WIG,EVEX,PROT,AVX512,FUTURE */
        {I_VEXTRACTPS, 3, {REG_GPR|BITS32,XMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18663, 551, 5327},
    /*   2 : VEXTRACTPS reg64,xmmreg,imm8 [mri:t1s:  evex.128.66.0f3a.wig 17 /r ib     ] AVX512,FUTURE */
        /* 250(f3 7d 08) 306 001(17) 101 022 : WIG,EVEX,PROT,AVX512,FUTURE */
        {I_VEXTRACTPS, 3, {REG_GPR|BITS64,XMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18663, 551, 5328},
    /*   3 : VEXTRACTPS mem32,xmmreg,imm8 [mri:t1s:  evex.128.66.0f3a.wig 17 /r ib     ] AVX512,FUTURE */
        /* 250(f3 7d 08) 306 001(17) 101 022 : WIG,EVEX,PROT,AVX512,FUTURE */
        {I_VEXTRACTPS, 3, {MEMORY|BITS32,XMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18663, 551, 5329},
};

static const struct itemplate instrux_VHADDPD[4] = {
    /*   0 : VHADDPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 7c /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(7c) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VHADDPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59142, 432, 3272},
    /*   1 : VHADDPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 7c /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(7c) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VHADDPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59149, 432, 3272},
    /*   2 : VHADDPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 7c /r           ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(7c) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VHADDPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59156, 432, 3273},
    /*   3 : VHADDPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 7c /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(7c) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VHADDPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59163, 432, 3273},
};

static const struct itemplate instrux_VHADDPS[4] = {
    /*   0 : VHADDPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.f2.0f 7c /r           ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(7c) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VHADDPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59170, 432, 3274},
    /*   1 : VHADDPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.f2.0f 7c /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(7c) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VHADDPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59177, 432, 3274},
    /*   2 : VHADDPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.f2.0f 7c /r           ] AVX,SANDYBRIDGE */
        /* 261(001 007) 001(7c) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VHADDPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59184, 432, 3275},
    /*   3 : VHADDPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.f2.0f 7c /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 007) 001(7c) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VHADDPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59191, 432, 3275},
};

static const struct itemplate instrux_VHSUBPD[4] = {
    /*   0 : VHSUBPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 7d /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(7d) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VHSUBPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59198, 432, 3276},
    /*   1 : VHSUBPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 7d /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(7d) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VHSUBPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59205, 432, 3276},
    /*   2 : VHSUBPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 7d /r           ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(7d) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VHSUBPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59212, 432, 3277},
    /*   3 : VHSUBPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 7d /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(7d) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VHSUBPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59219, 432, 3277},
};

static const struct itemplate instrux_VHSUBPS[4] = {
    /*   0 : VHSUBPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.f2.0f 7d /r           ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(7d) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VHSUBPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59226, 432, 3278},
    /*   1 : VHSUBPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.f2.0f 7d /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(7d) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VHSUBPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59233, 432, 3278},
    /*   2 : VHSUBPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.f2.0f 7d /r           ] AVX,SANDYBRIDGE */
        /* 261(001 007) 001(7d) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VHSUBPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59240, 432, 3279},
    /*   3 : VHSUBPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.f2.0f 7d /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 007) 001(7d) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VHSUBPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59247, 432, 3279},
};

static const struct itemplate instrux_VINSERTF128[2] = {
    /*   0 : VINSERTF128 ymmreg,ymmreg*,xmmrm128,imm8 [rvmi:     vex.nds.256.66.0f3a.w0 18 /r ib   ] AVX,SANDYBRIDGE */
        /* 261(003 005) 001(18) 120 023 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VINSERTF128, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52035, 440, 3280},
    /*   1 : VINSERTF128 ymmreg,xmmrm128,imm8 [r+vmi:     vex.nds.256.66.0f3a.w0 18 /r ib   ] ND,AVX,SANDYBRIDGE */
        /* 260(003 005) 001(18) 110 022 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VINSERTF128, 3, {YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52043, 440, 3280},
};

static const struct itemplate instrux_VINSERTPS[4] = {
    /*   0 : VINSERTPS xmmreg,xmmreg*,xmmrm32,imm8 [rvmi:     vex.nds.128.66.0f3a 21 /r ib      ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(21) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VINSERTPS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52051, 432, 3281},
    /*   1 : VINSERTPS xmmreg,xmmrm32,imm8 [r+vmi:     vex.nds.128.66.0f3a 21 /r ib      ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(21) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VINSERTPS, 3, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52059, 432, 3281},
    /*   2 : VINSERTPS xmmreg,xmmreg*,xmmrm32,imm8 [rvmi:t1s: evex.nds.128.66.0f3a.w0 21 /r ib  ] AVX512,FUTURE */
        /* 241(f3 7d 08) 306 001(21) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VINSERTPS, 4, {XMMREG,XMMREG,RM_XMM|BITS32,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+19433, 543, 5526},
    /*   3 : VINSERTPS xmmreg,xmmrm32,imm8 [r+vmi:t1s: evex.nds.128.66.0f3a.w0 21 /r ib  ] ND,AVX512,FUTURE */
        /* 240(f3 7d 08) 306 001(21) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VINSERTPS, 3, {XMMREG,RM_XMM|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+19443, 543, 5526},
};

static const struct itemplate instrux_VLDDQU[2] = {
    /*   0 : VLDDQU xmmreg,mem128 [rm:       vex.128.f2.0f f0 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 003) 001(f0) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VLDDQU, 2, {XMMREG|RN_L16,MEMORY|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59254, 432, 3282},
    /*   1 : VLDDQU ymmreg,mem256 [rm:       vex.256.f2.0f f0 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 007) 001(f0) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VLDDQU, 2, {YMMREG|RN_L16,MEMORY|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59261, 432, 3284},
};

static const struct itemplate instrux_VLDQQU[1] = {
    /*   0 : VLDQQU ymmreg,mem256 [rm:       vex.256.f2.0f f0 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 007) 001(f0) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VLDQQU, 2, {YMMREG|RN_L16,MEMORY|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59261, 432, 3283},
};

static const struct itemplate instrux_VLDMXCSR[1] = {
    /*   0 : VLDMXCSR mem32 [m:        vex.lz.0f ae /2                   ] AVX,SANDYBRIDGE */
        /* 270(001 000) 001(ae) 202 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VLDMXCSR, 1, {MEMORY|BITS32|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+59268, 432, 3285},
};

static const struct itemplate instrux_VMASKMOVDQU[1] = {
    /*   0 : VMASKMOVDQU xmmreg,xmmreg [rm:       vex.128.66.0f f7 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 001) 001(f7) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMASKMOVDQU, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59275, 432, 3286},
};

static const struct itemplate instrux_VMASKMOVPS[4] = {
    /*   0 : VMASKMOVPS xmmreg,xmmreg,mem128 [rvm:      vex.nds.128.66.0f38.w0 2c /r      ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(2c) 120 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VMASKMOVPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,MEMORY|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59282, 440, 3287},
    /*   1 : VMASKMOVPS ymmreg,ymmreg,mem256 [rvm:      vex.nds.256.66.0f38.w0 2c /r      ] AVX,SANDYBRIDGE */
        /* 261(002 005) 001(2c) 120 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VMASKMOVPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,MEMORY|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59289, 440, 3288},
    /*   2 : VMASKMOVPS mem128,xmmreg,xmmreg [mvr:      vex.nds.128.66.0f38.w0 2e /r      ] AR0-2,SO,AVX,SANDYBRIDGE */
        /* 261(002 001) 001(2e) 102 : AR0,AR1,AR2,SO,NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VMASKMOVPS, 3, {MEMORY|BITS128|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59296, 450, 3289},
    /*   3 : VMASKMOVPS mem256,ymmreg,ymmreg [mvr:      vex.nds.256.66.0f38.w0 2e /r      ] AR0-2,SY,AVX,SANDYBRIDGE */
        /* 261(002 005) 001(2e) 102 : AR0,AR1,AR2,SY,NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VMASKMOVPS, 3, {MEMORY|BITS256|RN_L16,YMMREG|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59303, 451, 3290},
};

static const struct itemplate instrux_VMASKMOVPD[4] = {
    /*   0 : VMASKMOVPD xmmreg,xmmreg,mem128 [rvm:      vex.nds.128.66.0f38.w0 2d /r      ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(2d) 120 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VMASKMOVPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,MEMORY|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59310, 440, 3291},
    /*   1 : VMASKMOVPD ymmreg,ymmreg,mem256 [rvm:      vex.nds.256.66.0f38.w0 2d /r      ] AVX,SANDYBRIDGE */
        /* 261(002 005) 001(2d) 120 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VMASKMOVPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,MEMORY|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59317, 440, 3292},
    /*   2 : VMASKMOVPD mem128,xmmreg,xmmreg [mvr:      vex.nds.128.66.0f38.w0 2f /r      ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(2f) 102 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VMASKMOVPD, 3, {MEMORY|BITS128|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59324, 440, 3293},
    /*   3 : VMASKMOVPD mem256,ymmreg,ymmreg [mvr:      vex.nds.256.66.0f38.w0 2f /r      ] AVX,SANDYBRIDGE */
        /* 261(002 005) 001(2f) 102 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VMASKMOVPD, 3, {MEMORY|BITS256|RN_L16,YMMREG|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59331, 440, 3294},
};

static const struct itemplate instrux_VMAXPD[10] = {
    /*   0 : VMAXPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 5f /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(5f) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMAXPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59338, 432, 3295},
    /*   1 : VMAXPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 5f /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(5f) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMAXPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59345, 432, 3295},
    /*   2 : VMAXPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 5f /r           ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(5f) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMAXPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59352, 432, 3296},
    /*   3 : VMAXPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 5f /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(5f) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMAXPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59359, 432, 3296},
    /*   4 : VMAXPD xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f.w1 5f /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(5f) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMAXPD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33700, 542, 5527},
    /*   5 : VMAXPD xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f.w1 5f /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(5f) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMAXPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+33709, 542, 5527},
    /*   6 : VMAXPD ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f.w1 5f /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(5f) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMAXPD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33718, 542, 5528},
    /*   7 : VMAXPD ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f.w1 5f /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(5f) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMAXPD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+33727, 542, 5528},
    /*   8 : VMAXPD zmmreg|mask|z,zmmreg*,zmmrm512|b64|sae [rvm:fv:   evex.nds.512.66.0f.w1 5f /r       ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(5f) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VMAXPD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|SAE,0,0}, nasm_bytecodes+33736, 543, 5529},
    /*   9 : VMAXPD zmmreg|mask|z,zmmrm512|b64|sae [r+vm:fv:   evex.nds.512.66.0f.w1 5f /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(5f) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMAXPD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|SAE,0,0,0}, nasm_bytecodes+33745, 543, 5529},
};

static const struct itemplate instrux_VMAXPS[10] = {
    /*   0 : VMAXPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f 5f /r              ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(5f) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMAXPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59366, 432, 3297},
    /*   1 : VMAXPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f 5f /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(5f) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMAXPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59373, 432, 3297},
    /*   2 : VMAXPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f 5f /r              ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(5f) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMAXPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59380, 432, 3298},
    /*   3 : VMAXPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f 5f /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(5f) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMAXPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59387, 432, 3298},
    /*   4 : VMAXPS xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.0f.w0 5f /r          ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(5f) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMAXPS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33754, 542, 5530},
    /*   5 : VMAXPS xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.0f.w0 5f /r          ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7c 08) 301 001(5f) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMAXPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+33763, 542, 5530},
    /*   6 : VMAXPS ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.0f.w0 5f /r          ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(5f) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMAXPS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33772, 542, 5531},
    /*   7 : VMAXPS ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.0f.w0 5f /r          ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7c 28) 301 001(5f) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMAXPS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+33781, 542, 5531},
    /*   8 : VMAXPS zmmreg|mask|z,zmmreg*,zmmrm512|b32|sae [rvm:fv:   evex.nds.512.0f.w0 5f /r          ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(5f) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VMAXPS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|SAE,0,0}, nasm_bytecodes+33790, 543, 5532},
    /*   9 : VMAXPS zmmreg|mask|z,zmmrm512|b32|sae [r+vm:fv:   evex.nds.512.0f.w0 5f /r          ] ND,AVX512,FUTURE */
        /* 240(f1 7c 48) 301 001(5f) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMAXPS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+33799, 543, 5532},
};

static const struct itemplate instrux_VMAXSD[4] = {
    /*   0 : VMAXSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f 5f /r           ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(5f) 120 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMAXSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59394, 439, 3299},
    /*   1 : VMAXSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f 5f /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(5f) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMAXSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59401, 439, 3299},
    /*   2 : VMAXSD xmmreg|mask|z,xmmreg*,xmmrm64|sae [rvm:t1s:  evex.nds.lig.f2.0f.w1 5f /r       ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(5f) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMAXSD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+33808, 544, 5533},
    /*   3 : VMAXSD xmmreg|mask|z,xmmrm64|sae [r+vm:t1s:  evex.nds.lig.f2.0f.w1 5f /r       ] ND,AVX512,FUTURE */
        /* 240(f1 ff 08) 306 001(5f) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMAXSD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+33817, 544, 5533},
};

static const struct itemplate instrux_VMAXSS[4] = {
    /*   0 : VMAXSS xmmreg,xmmreg*,xmmrm32 [rvm:      vex.nds.lig.f3.0f 5f /r           ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(5f) 120 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMAXSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59408, 439, 3300},
    /*   1 : VMAXSS xmmreg,xmmrm32 [r+vm:      vex.nds.lig.f3.0f 5f /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(5f) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMAXSS, 2, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59415, 439, 3300},
    /*   2 : VMAXSS xmmreg|mask|z,xmmreg*,xmmrm32|sae [rvm:t1s:  evex.nds.lig.f3.0f.w0 5f /r       ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(5f) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMAXSS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+33826, 544, 5534},
    /*   3 : VMAXSS xmmreg|mask|z,xmmrm32|sae [r+vm:t1s:  evex.nds.lig.f3.0f.w0 5f /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7e 08) 306 001(5f) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMAXSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+33835, 544, 5534},
};

static const struct itemplate instrux_VMINPD[10] = {
    /*   0 : VMINPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 5d /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(5d) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMINPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59422, 432, 3301},
    /*   1 : VMINPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 5d /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(5d) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMINPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59429, 432, 3301},
    /*   2 : VMINPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 5d /r           ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(5d) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMINPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59436, 432, 3302},
    /*   3 : VMINPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 5d /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(5d) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMINPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59443, 432, 3302},
    /*   4 : VMINPD xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f.w1 5d /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(5d) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMINPD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33844, 542, 5535},
    /*   5 : VMINPD xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f.w1 5d /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(5d) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMINPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+33853, 542, 5535},
    /*   6 : VMINPD ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f.w1 5d /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(5d) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMINPD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33862, 542, 5536},
    /*   7 : VMINPD ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f.w1 5d /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(5d) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMINPD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+33871, 542, 5536},
    /*   8 : VMINPD zmmreg|mask|z,zmmreg*,zmmrm512|b64|sae [rvm:fv:   evex.nds.512.66.0f.w1 5d /r       ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(5d) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VMINPD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|SAE,0,0}, nasm_bytecodes+33880, 543, 5537},
    /*   9 : VMINPD zmmreg|mask|z,zmmrm512|b64|sae [r+vm:fv:   evex.nds.512.66.0f.w1 5d /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(5d) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMINPD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|SAE,0,0,0}, nasm_bytecodes+33889, 543, 5537},
};

static const struct itemplate instrux_VMINPS[10] = {
    /*   0 : VMINPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f 5d /r              ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(5d) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMINPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59450, 432, 3303},
    /*   1 : VMINPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f 5d /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(5d) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMINPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59457, 432, 3303},
    /*   2 : VMINPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f 5d /r              ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(5d) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMINPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59464, 432, 3304},
    /*   3 : VMINPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f 5d /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(5d) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMINPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59471, 432, 3304},
    /*   4 : VMINPS xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.0f.w0 5d /r          ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(5d) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMINPS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33898, 542, 5538},
    /*   5 : VMINPS xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.0f.w0 5d /r          ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7c 08) 301 001(5d) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMINPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+33907, 542, 5538},
    /*   6 : VMINPS ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.0f.w0 5d /r          ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(5d) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMINPS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33916, 542, 5539},
    /*   7 : VMINPS ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.0f.w0 5d /r          ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7c 28) 301 001(5d) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMINPS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+33925, 542, 5539},
    /*   8 : VMINPS zmmreg|mask|z,zmmreg*,zmmrm512|b32|sae [rvm:fv:   evex.nds.512.0f.w0 5d /r          ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(5d) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VMINPS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|SAE,0,0}, nasm_bytecodes+33934, 543, 5540},
    /*   9 : VMINPS zmmreg|mask|z,zmmrm512|b32|sae [r+vm:fv:   evex.nds.512.0f.w0 5d /r          ] ND,AVX512,FUTURE */
        /* 240(f1 7c 48) 301 001(5d) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMINPS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+33943, 543, 5540},
};

static const struct itemplate instrux_VMINSD[4] = {
    /*   0 : VMINSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f 5d /r           ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(5d) 120 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMINSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59478, 439, 3305},
    /*   1 : VMINSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f 5d /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(5d) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMINSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59485, 439, 3305},
    /*   2 : VMINSD xmmreg|mask|z,xmmreg*,xmmrm64|sae [rvm:t1s:  evex.nds.lig.f2.0f.w1 5d /r       ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(5d) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMINSD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+33952, 544, 5541},
    /*   3 : VMINSD xmmreg|mask|z,xmmrm64|sae [r+vm:t1s:  evex.nds.lig.f2.0f.w1 5d /r       ] ND,AVX512,FUTURE */
        /* 240(f1 ff 08) 306 001(5d) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMINSD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+33961, 544, 5541},
};

static const struct itemplate instrux_VMINSS[4] = {
    /*   0 : VMINSS xmmreg,xmmreg*,xmmrm32 [rvm:      vex.nds.lig.f3.0f 5d /r           ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(5d) 120 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMINSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59492, 439, 3306},
    /*   1 : VMINSS xmmreg,xmmrm32 [r+vm:      vex.nds.lig.f3.0f 5d /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(5d) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMINSS, 2, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59499, 439, 3306},
    /*   2 : VMINSS xmmreg|mask|z,xmmreg*,xmmrm32|sae [rvm:t1s:  evex.nds.lig.f3.0f.w0 5d /r       ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(5d) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMINSS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+33970, 544, 5542},
    /*   3 : VMINSS xmmreg|mask|z,xmmrm32|sae [r+vm:t1s:  evex.nds.lig.f3.0f.w0 5d /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7e 08) 306 001(5d) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMINSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+33979, 544, 5542},
};

static const struct itemplate instrux_VMOVAPD[13] = {
    /*   0 : VMOVAPD xmmreg,xmmrm128 [rm:       vex.128.66.0f 28 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 001) 001(28) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVAPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59506, 432, 3307},
    /*   1 : VMOVAPD xmmrm128,xmmreg [mr:       vex.128.66.0f 29 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 001) 001(29) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVAPD, 2, {RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59513, 432, 3308},
    /*   2 : VMOVAPD ymmreg,ymmrm256 [rm:       vex.256.66.0f 28 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 005) 001(28) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVAPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59520, 432, 3309},
    /*   3 : VMOVAPD ymmrm256,ymmreg [mr:       vex.256.66.0f 29 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 005) 001(29) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVAPD, 2, {RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59527, 432, 3310},
    /*   4 : VMOVAPD xmmreg|mask|z,xmmrm128 [rm:fvm:   evex.128.66.0f.w1 28 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 08) 303 001(28) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVAPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+33988, 542, 5543},
    /*   5 : VMOVAPD ymmreg|mask|z,ymmrm256 [rm:fvm:   evex.256.66.0f.w1 28 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 28) 303 001(28) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVAPD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+33997, 542, 5544},
    /*   6 : VMOVAPD zmmreg|mask|z,zmmrm512 [rm:fvm:   evex.512.66.0f.w1 28 /r           ] AVX512,FUTURE */
        /* 250(f1 fd 48) 303 001(28) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVAPD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34006, 543, 5545},
    /*   7 : VMOVAPD xmmreg|mask|z,xmmreg [mr:       evex.128.66.0f.w1 29 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 08) 300 001(29) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVAPD, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34015, 542, 5546},
    /*   8 : VMOVAPD ymmreg|mask|z,ymmreg [mr:       evex.256.66.0f.w1 29 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 28) 300 001(29) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVAPD, 2, {YMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34024, 542, 5547},
    /*   9 : VMOVAPD zmmreg|mask|z,zmmreg [mr:       evex.512.66.0f.w1 29 /r           ] AVX512,FUTURE */
        /* 250(f1 fd 48) 300 001(29) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVAPD, 2, {ZMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34033, 543, 5548},
    /*  10 : VMOVAPD mem128|mask,xmmreg [mr:fvm:   evex.128.66.0f.w1 29 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 08) 303 001(29) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVAPD, 2, {MEMORY|BITS128,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+34042, 542, 5549},
    /*  11 : VMOVAPD mem256|mask,ymmreg [mr:fvm:   evex.256.66.0f.w1 29 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 28) 303 001(29) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVAPD, 2, {MEMORY|BITS256,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+34051, 542, 5550},
    /*  12 : VMOVAPD mem512|mask,zmmreg [mr:fvm:   evex.512.66.0f.w1 29 /r           ] AVX512,FUTURE */
        /* 250(f1 fd 48) 303 001(29) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVAPD, 2, {MEMORY|BITS512,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+34060, 543, 5551},
};

static const struct itemplate instrux_VMOVAPS[13] = {
    /*   0 : VMOVAPS xmmreg,xmmrm128 [rm:       vex.128.0f 28 /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 000) 001(28) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVAPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59534, 432, 3311},
    /*   1 : VMOVAPS xmmrm128,xmmreg [mr:       vex.128.0f 29 /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 000) 001(29) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVAPS, 2, {RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59541, 432, 3312},
    /*   2 : VMOVAPS ymmreg,ymmrm256 [rm:       vex.256.0f 28 /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 004) 001(28) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVAPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59548, 432, 3313},
    /*   3 : VMOVAPS ymmrm256,ymmreg [mr:       vex.256.0f 29 /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 004) 001(29) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVAPS, 2, {RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59555, 432, 3314},
    /*   4 : VMOVAPS xmmreg|mask|z,xmmrm128 [rm:fvm:   evex.128.0f.w0 28 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 08) 303 001(28) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVAPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34069, 542, 5552},
    /*   5 : VMOVAPS ymmreg|mask|z,ymmrm256 [rm:fvm:   evex.256.0f.w0 28 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 28) 303 001(28) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVAPS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34078, 542, 5553},
    /*   6 : VMOVAPS zmmreg|mask|z,zmmrm512 [rm:fvm:   evex.512.0f.w0 28 /r              ] AVX512,FUTURE */
        /* 250(f1 7c 48) 303 001(28) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVAPS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34087, 543, 5554},
    /*   7 : VMOVAPS xmmreg|mask|z,xmmreg [mr:       evex.128.0f.w0 29 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 08) 300 001(29) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVAPS, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34096, 542, 5555},
    /*   8 : VMOVAPS ymmreg|mask|z,ymmreg [mr:       evex.256.0f.w0 29 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 28) 300 001(29) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVAPS, 2, {YMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34105, 542, 5556},
    /*   9 : VMOVAPS zmmreg|mask|z,zmmreg [mr:       evex.512.0f.w0 29 /r              ] AVX512,FUTURE */
        /* 250(f1 7c 48) 300 001(29) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVAPS, 2, {ZMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34114, 543, 5557},
    /*  10 : VMOVAPS mem128|mask,xmmreg [mr:fvm:   evex.128.0f.w0 29 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 08) 303 001(29) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVAPS, 2, {MEMORY|BITS128,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+34123, 542, 5558},
    /*  11 : VMOVAPS mem256|mask,ymmreg [mr:fvm:   evex.256.0f.w0 29 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 28) 303 001(29) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVAPS, 2, {MEMORY|BITS256,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+34132, 542, 5559},
    /*  12 : VMOVAPS mem512|mask,zmmreg [mr:fvm:   evex.512.0f.w0 29 /r              ] AVX512,FUTURE */
        /* 250(f1 7c 48) 303 001(29) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVAPS, 2, {MEMORY|BITS512,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+34141, 543, 5560},
};

static const struct itemplate instrux_VMOVD[6] = {
    /*   0 : VMOVD xmmreg,rm32 [rm:       vex.128.66.0f.w0 6e /r            ] AVX,SANDYBRIDGE */
        /* 270(001 001) 001(6e) 110 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VMOVD, 2, {XMMREG|RN_L16,RM_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59562, 440, 3315},
    /*   1 : VMOVD rm32,xmmreg [mr:       vex.128.66.0f.w0 7e /r            ] AVX,SANDYBRIDGE */
        /* 270(001 001) 001(7e) 101 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VMOVD, 2, {RM_GPR|BITS32|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59569, 440, 3316},
    /*   2 : VMOVD xmmreg,rm32 [rm:t1s:   evex.128.66.0f.w0 6e /r           ] AVX512,FUTURE */
        /* 250(f1 7d 08) 306 001(6e) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVD, 2, {XMMREG,RM_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+34150, 543, 5561},
    /*   3 : VMOVD rm32,xmmreg [mr:t1s:   evex.128.66.0f.w0 7e /r           ] AVX512,FUTURE */
        /* 250(f1 7d 08) 306 001(7e) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVD, 2, {RM_GPR|BITS32,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+34159, 543, 5562},
    /*   4 : VMOVD xmmreg,xmmrm32 [rm:t1s:   evex.128.f3.0f.w0 7e /r           ] AVX10_2,FUTURE */
        /* 250(f1 7e 08) 306 001(7e) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMOVD, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+51160, 643, 7639},
    /*   5 : VMOVD xmmrm32,xmmreg [mr:t1s:   evex.128.66.0f.w0 d6 /r           ] AVX10_2,FUTURE */
        /* 250(f1 7d 08) 306 001(d6) 101 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMOVD, 2, {RM_XMM|BITS32,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+51169, 643, 7640},
};

static const struct itemplate instrux_VMOVQ[8] = {
    /*   0 : VMOVQ xmmreg,xmmrm64 [rm:       vex.128.f3.0f 7e /r               ] AR0-1,SQ,AVX,SANDYBRIDGE */
        /* 270(001 002) 001(7e) 110 : AR0,AR1,SQ,NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVQ, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59576, 452, 3317},
    /*   1 : VMOVQ xmmrm64,xmmreg [mr:       vex.128.66.0f d6 /r               ] AR0-1,SQ,AVX,SANDYBRIDGE */
        /* 270(001 001) 001(d6) 101 : AR0,AR1,SQ,NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVQ, 2, {RM_XMM|BITS64|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59583, 452, 3318},
    /*   2 : VMOVQ xmmreg,rm64 [rm:       vex.128.66.0f.w1 6e /r            ] AR0-1,SQ,LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 270(001 201) 001(6e) 110 : AR0,AR1,SQ,NOAPX,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VMOVQ, 2, {XMMREG|RN_L16,RM_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59590, 453, 3319},
    /*   3 : VMOVQ rm64,xmmreg [mr:       vex.128.66.0f.w1 7e /r            ] AR0-1,SQ,LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 270(001 201) 001(7e) 101 : AR0,AR1,SQ,NOAPX,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VMOVQ, 2, {RM_GPR|BITS64|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59597, 453, 3320},
    /*   4 : VMOVQ xmmreg,rm64 [rm:t1s:   evex.128.66.0f.w1 6e /r           ] AVX512,FUTURE */
        /* 250(f1 fd 08) 306 001(6e) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVQ, 2, {XMMREG,RM_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+34771, 543, 5624},
    /*   5 : VMOVQ rm64,xmmreg [mr:t1s:   evex.128.66.0f.w1 7e /r           ] AVX512,FUTURE */
        /* 250(f1 fd 08) 306 001(7e) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVQ, 2, {RM_GPR|BITS64,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+34780, 543, 5625},
    /*   6 : VMOVQ xmmreg,xmmrm64 [rm:t1s:   evex.128.f3.0f.w1 7e /r           ] AVX512,FUTURE */
        /* 250(f1 fe 08) 306 001(7e) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVQ, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+34789, 543, 5626},
    /*   7 : VMOVQ xmmrm64,xmmreg [mr:t1s:   evex.128.66.0f.w1 d6 /r           ] AVX512,FUTURE */
        /* 250(f1 fd 08) 306 001(d6) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVQ, 2, {RM_XMM|BITS64,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+34798, 543, 5627},
};

static const struct itemplate instrux_VMOVDDUP[5] = {
    /*   0 : VMOVDDUP xmmreg,xmmrm64 [rm:       vex.128.f2.0f 12 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 003) 001(12) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVDDUP, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59604, 432, 3321},
    /*   1 : VMOVDDUP ymmreg,ymmrm256 [rm:       vex.256.f2.0f 12 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 007) 001(12) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVDDUP, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59611, 432, 3322},
    /*   2 : VMOVDDUP xmmreg|mask|z,xmmrm64 [rm:dup:   evex.128.f2.0f.w1 12 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 ff 08) 320 001(12) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVDDUP, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34168, 542, 5563},
    /*   3 : VMOVDDUP ymmreg|mask|z,ymmrm256 [rm:dup:   evex.256.f2.0f.w1 12 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 ff 28) 320 001(12) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVDDUP, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34177, 542, 5564},
    /*   4 : VMOVDDUP zmmreg|mask|z,zmmrm512 [rm:dup:   evex.512.f2.0f.w1 12 /r           ] AVX512,FUTURE */
        /* 250(f1 ff 48) 320 001(12) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVDDUP, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34186, 543, 5565},
};

static const struct itemplate instrux_VMOVDQA[4] = {
    /*   0 : VMOVDQA xmmreg,xmmrm128 [rm:       vex.128.66.0f 6f /r               ] AVX,SANDYBRIDGE */
        /* 270(001 001) 001(6f) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVDQA, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59618, 432, 3323},
    /*   1 : VMOVDQA xmmrm128,xmmreg [mr:       vex.128.66.0f 7f /r               ] AVX,SANDYBRIDGE */
        /* 270(001 001) 001(7f) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVDQA, 2, {RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59625, 432, 3324},
    /*   2 : VMOVDQA ymmreg,ymmrm256 [rm:       vex.256.66.0f 6f /r               ] AVX,SANDYBRIDGE */
        /* 270(001 005) 001(6f) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVDQA, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59632, 432, 3328},
    /*   3 : VMOVDQA ymmrm256,ymmreg [mr:       vex.256.66.0f 7f /r               ] AVX,SANDYBRIDGE */
        /* 270(001 005) 001(7f) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVDQA, 2, {RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59639, 432, 3329},
};

static const struct itemplate instrux_VMOVQQA[2] = {
    /*   0 : VMOVQQA ymmreg,ymmrm256 [rm:       vex.256.66.0f 6f /r               ] AVX,SANDYBRIDGE */
        /* 270(001 005) 001(6f) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVQQA, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59632, 432, 3326},
    /*   1 : VMOVQQA ymmrm256,ymmreg [mr:       vex.256.66.0f 7f /r               ] AVX,SANDYBRIDGE */
        /* 270(001 005) 001(7f) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVQQA, 2, {RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59639, 432, 3327},
};

static const struct itemplate instrux_VMOVDQU[4] = {
    /*   0 : VMOVDQU xmmreg,xmmrm128 [rm:       vex.128.f3.0f 6f /r               ] AVX,SANDYBRIDGE */
        /* 270(001 002) 001(6f) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVDQU, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59646, 432, 3330},
    /*   1 : VMOVDQU xmmrm128,xmmreg [mr:       vex.128.f3.0f 7f /r               ] AVX,SANDYBRIDGE */
        /* 270(001 002) 001(7f) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVDQU, 2, {RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59653, 432, 3331},
    /*   2 : VMOVDQU ymmreg,ymmrm256 [rm:       vex.256.f3.0f 6f /r               ] AVX,SANDYBRIDGE */
        /* 270(001 006) 001(6f) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVDQU, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59660, 432, 3335},
    /*   3 : VMOVDQU ymmrm256,ymmreg [mr:       vex.256.f3.0f 7f /r               ] AVX,SANDYBRIDGE */
        /* 270(001 006) 001(7f) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVDQU, 2, {RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59667, 432, 3336},
};

static const struct itemplate instrux_VMOVQQU[2] = {
    /*   0 : VMOVQQU ymmreg,ymmrm256 [rm:       vex.256.f3.0f 6f /r               ] AVX,SANDYBRIDGE */
        /* 270(001 006) 001(6f) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVQQU, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59660, 432, 3333},
    /*   1 : VMOVQQU ymmrm256,ymmreg [mr:       vex.256.f3.0f 7f /r               ] AVX,SANDYBRIDGE */
        /* 270(001 006) 001(7f) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVQQU, 2, {RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59667, 432, 3334},
};

static const struct itemplate instrux_VMOVHLPS[4] = {
    /*   0 : VMOVHLPS xmmreg,xmmreg*,xmmreg [rvm:      vex.nds.128.0f 12 /r              ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(12) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVHLPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59674, 432, 3337},
    /*   1 : VMOVHLPS xmmreg,xmmreg [r+vm:      vex.nds.128.0f 12 /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(12) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVHLPS, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59681, 432, 3337},
    /*   2 : VMOVHLPS xmmreg,xmmreg*,xmmreg [rvm:      evex.nds.128.0f.w0 12 /r          ] AVX512,FUTURE */
        /* 241(f1 7c 08) 300 001(12) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVHLPS, 3, {XMMREG,XMMREG,XMMREG,0,0}, NO_DECORATOR, nasm_bytecodes+34519, 543, 5602},
    /*   3 : VMOVHLPS xmmreg,xmmreg [r+vm:      evex.nds.128.0f.w0 12 /r          ] ND,AVX512,FUTURE */
        /* 240(f1 7c 08) 300 001(12) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVHLPS, 2, {XMMREG,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+34528, 543, 5602},
};

static const struct itemplate instrux_VMOVHPD[6] = {
    /*   0 : VMOVHPD xmmreg,xmmreg*,mem64 [rvm:      vex.nds.128.66.0f 16 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(16) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVHPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,MEMORY|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59688, 432, 3338},
    /*   1 : VMOVHPD xmmreg,mem64 [r+vm:      vex.nds.128.66.0f 16 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(16) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVHPD, 2, {XMMREG|RN_L16,MEMORY|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59695, 432, 3338},
    /*   2 : VMOVHPD mem64,xmmreg [mr:       vex.128.66.0f 17 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 001) 001(17) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVHPD, 2, {MEMORY|BITS64|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59702, 432, 3339},
    /*   3 : VMOVHPD xmmreg,xmmreg*,mem64 [rvm:t1s:  evex.nds.128.66.0f.w1 16 /r       ] AVX512,FUTURE */
        /* 241(f1 fd 08) 306 001(16) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVHPD, 3, {XMMREG,XMMREG,MEMORY|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+34537, 543, 5603},
    /*   4 : VMOVHPD xmmreg,mem64 [r+vm:t1s:  evex.nds.128.66.0f.w1 16 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 08) 306 001(16) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVHPD, 2, {XMMREG,MEMORY|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+34546, 543, 5603},
    /*   5 : VMOVHPD mem64,xmmreg [mr:t1s:   evex.128.66.0f.w1 17 /r           ] AVX512,FUTURE */
        /* 250(f1 fd 08) 306 001(17) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVHPD, 2, {MEMORY|BITS64,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+34555, 543, 5604},
};

static const struct itemplate instrux_VMOVHPS[6] = {
    /*   0 : VMOVHPS xmmreg,xmmreg*,mem64 [rvm:      vex.nds.128.0f 16 /r              ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(16) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVHPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,MEMORY|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59709, 432, 3340},
    /*   1 : VMOVHPS xmmreg,mem64 [r+vm:      vex.nds.128.0f 16 /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(16) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVHPS, 2, {XMMREG|RN_L16,MEMORY|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59716, 432, 3340},
    /*   2 : VMOVHPS mem64,xmmreg [mr:       vex.128.0f 17 /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 000) 001(17) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVHPS, 2, {MEMORY|BITS64|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59723, 432, 3341},
    /*   3 : VMOVHPS xmmreg,xmmreg*,mem64 [rvm:t2:   evex.nds.128.0f.w0 16 /r          ] AVX512,FUTURE */
        /* 241(f1 7c 08) 311 001(16) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVHPS, 3, {XMMREG,XMMREG,MEMORY|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+34564, 543, 5605},
    /*   4 : VMOVHPS xmmreg,mem64 [r+vm:t2:   evex.nds.128.0f.w0 16 /r          ] ND,AVX512,FUTURE */
        /* 240(f1 7c 08) 311 001(16) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVHPS, 2, {XMMREG,MEMORY|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+34573, 543, 5605},
    /*   5 : VMOVHPS mem64,xmmreg [mr:t2:    evex.128.0f.w0 17 /r              ] AVX512,FUTURE */
        /* 250(f1 7c 08) 311 001(17) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVHPS, 2, {MEMORY|BITS64,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+34582, 543, 5606},
};

static const struct itemplate instrux_VMOVLHPS[4] = {
    /*   0 : VMOVLHPS xmmreg,xmmreg*,xmmreg [rvm:      vex.nds.128.0f 16 /r              ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(16) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVLHPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59709, 432, 3342},
    /*   1 : VMOVLHPS xmmreg,xmmreg [r+vm:      vex.nds.128.0f 16 /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(16) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVLHPS, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59716, 432, 3342},
    /*   2 : VMOVLHPS xmmreg,xmmreg*,xmmreg [rvm:      evex.nds.128.0f.w0 16 /r          ] AVX512,FUTURE */
        /* 241(f1 7c 08) 300 001(16) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVLHPS, 3, {XMMREG,XMMREG,XMMREG,0,0}, NO_DECORATOR, nasm_bytecodes+34591, 543, 5607},
    /*   3 : VMOVLHPS xmmreg,xmmreg [r+vm:      evex.nds.128.0f.w0 16 /r          ] ND,AVX512,FUTURE */
        /* 240(f1 7c 08) 300 001(16) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVLHPS, 2, {XMMREG,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+34600, 543, 5607},
};

static const struct itemplate instrux_VMOVLPD[6] = {
    /*   0 : VMOVLPD xmmreg,xmmreg*,mem64 [rvm:      vex.nds.128.66.0f 12 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(12) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVLPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,MEMORY|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59730, 432, 3343},
    /*   1 : VMOVLPD xmmreg,mem64 [r+vm:      vex.nds.128.66.0f 12 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(12) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVLPD, 2, {XMMREG|RN_L16,MEMORY|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59737, 432, 3343},
    /*   2 : VMOVLPD mem64,xmmreg [mr:       vex.128.66.0f 13 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 001) 001(13) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVLPD, 2, {MEMORY|BITS64|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59744, 432, 3344},
    /*   3 : VMOVLPD xmmreg,xmmreg*,mem64 [rvm:t1s:  evex.nds.128.66.0f.w1 12 /r       ] AVX512,FUTURE */
        /* 241(f1 fd 08) 306 001(12) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVLPD, 3, {XMMREG,XMMREG,MEMORY|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+34609, 543, 5608},
    /*   4 : VMOVLPD xmmreg,mem64 [r+vm:t1s:  evex.nds.128.66.0f.w1 12 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 08) 306 001(12) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVLPD, 2, {XMMREG,MEMORY|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+34618, 543, 5608},
    /*   5 : VMOVLPD mem64,xmmreg [mr:t1s:   evex.128.66.0f.w1 13 /r           ] AVX512,FUTURE */
        /* 250(f1 fd 08) 306 001(13) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVLPD, 2, {MEMORY|BITS64,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+34627, 543, 5609},
};

static const struct itemplate instrux_VMOVLPS[6] = {
    /*   0 : VMOVLPS xmmreg,xmmreg*,mem64 [rvm:      vex.nds.128.0f 12 /r              ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(12) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVLPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,MEMORY|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59674, 432, 3345},
    /*   1 : VMOVLPS xmmreg,mem64 [r+vm:      vex.nds.128.0f 12 /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(12) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVLPS, 2, {XMMREG|RN_L16,MEMORY|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59681, 432, 3345},
    /*   2 : VMOVLPS mem64,xmmreg [mr:       vex.128.0f 13 /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 000) 001(13) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVLPS, 2, {MEMORY|BITS64|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59751, 432, 3346},
    /*   3 : VMOVLPS xmmreg,xmmreg*,mem64 [rvm:t2:   evex.nds.128.0f.w0 12 /r          ] AVX512,FUTURE */
        /* 241(f1 7c 08) 311 001(12) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVLPS, 3, {XMMREG,XMMREG,MEMORY|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+34636, 543, 5610},
    /*   4 : VMOVLPS xmmreg,mem64 [r+vm:t2:   evex.nds.128.0f.w0 12 /r          ] ND,AVX512,FUTURE */
        /* 240(f1 7c 08) 311 001(12) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVLPS, 2, {XMMREG,MEMORY|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+34645, 543, 5610},
    /*   5 : VMOVLPS mem64,xmmreg [mr:t2:    evex.128.0f.w0 13 /r              ] AVX512,FUTURE */
        /* 250(f1 7c 08) 311 001(13) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVLPS, 2, {MEMORY|BITS64,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+34654, 543, 5611},
};

static const struct itemplate instrux_VMOVMSKPD[4] = {
    /*   0 : VMOVMSKPD reg64,xmmreg [rm:       vex.128.66.0f 50 /r               ] LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 270(001 001) 001(50) 110 : NOAPX,WIG,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VMOVMSKPD, 2, {REG_GPR|BITS64|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59758, 454, 3347},
    /*   1 : VMOVMSKPD reg32,xmmreg [rm:       vex.128.66.0f 50 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 001) 001(50) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVMSKPD, 2, {REG_GPR|BITS32|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59758, 432, 3348},
    /*   2 : VMOVMSKPD reg64,ymmreg [rm:       vex.256.66.0f 50 /r               ] LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 270(001 005) 001(50) 110 : NOAPX,WIG,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VMOVMSKPD, 2, {REG_GPR|BITS64|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59765, 454, 3349},
    /*   3 : VMOVMSKPD reg32,ymmreg [rm:       vex.256.66.0f 50 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 005) 001(50) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVMSKPD, 2, {REG_GPR|BITS32|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59765, 432, 3350},
};

static const struct itemplate instrux_VMOVMSKPS[4] = {
    /*   0 : VMOVMSKPS reg64,xmmreg [rm:       vex.128.0f 50 /r                  ] LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 270(001 000) 001(50) 110 : NOAPX,WIG,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VMOVMSKPS, 2, {REG_GPR|BITS64|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59772, 454, 3351},
    /*   1 : VMOVMSKPS reg32,xmmreg [rm:       vex.128.0f 50 /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 000) 001(50) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVMSKPS, 2, {REG_GPR|BITS32|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59772, 432, 3352},
    /*   2 : VMOVMSKPS reg64,ymmreg [rm:       vex.256.0f 50 /r                  ] LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 270(001 004) 001(50) 110 : NOAPX,WIG,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VMOVMSKPS, 2, {REG_GPR|BITS64|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59779, 454, 3353},
    /*   3 : VMOVMSKPS reg32,ymmreg [rm:       vex.256.0f 50 /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 004) 001(50) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVMSKPS, 2, {REG_GPR|BITS32|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59779, 432, 3354},
};

static const struct itemplate instrux_VMOVNTDQ[5] = {
    /*   0 : VMOVNTDQ mem128,xmmreg [mr:       vex.128.66.0f e7 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 001) 001(e7) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVNTDQ, 2, {MEMORY|BITS128|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59786, 432, 3355},
    /*   1 : VMOVNTDQ mem256,ymmreg [mr:       vex.256.66.0f e7 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 005) 001(e7) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVNTDQ, 2, {MEMORY|BITS256|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59793, 432, 3358},
    /*   2 : VMOVNTDQ mem128,xmmreg [mr:fvm:   evex.128.66.0f.w0 e7 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7d 08) 303 001(e7) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVNTDQ, 2, {MEMORY|BITS128,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+34663, 542, 5612},
    /*   3 : VMOVNTDQ mem256,ymmreg [mr:fvm:   evex.256.66.0f.w0 e7 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7d 28) 303 001(e7) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVNTDQ, 2, {MEMORY|BITS256,YMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+34672, 542, 5613},
    /*   4 : VMOVNTDQ mem512,zmmreg [mr:fvm:   evex.512.66.0f.w0 e7 /r           ] AVX512,FUTURE */
        /* 250(f1 7d 48) 303 001(e7) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVNTDQ, 2, {MEMORY|BITS512,ZMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+34681, 543, 5614},
};

static const struct itemplate instrux_VMOVNTQQ[1] = {
    /*   0 : VMOVNTQQ mem256,ymmreg [mr:       vex.256.66.0f e7 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 005) 001(e7) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVNTQQ, 2, {MEMORY|BITS256|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59793, 432, 3357},
};

static const struct itemplate instrux_VMOVNTDQA[5] = {
    /*   0 : VMOVNTDQA xmmreg,mem128 [rm:       vex.128.66.0f38 2a /r             ] AVX,SANDYBRIDGE */
        /* 270(002 001) 001(2a) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVNTDQA, 2, {XMMREG|RN_L16,MEMORY|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59800, 432, 3359},
    /*   1 : VMOVNTDQA ymmreg,mem256 [rm:       vex.256.66.0f38 2a /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(2a) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VMOVNTDQA, 2, {YMMREG|RN_L16,MEMORY|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64504, 466, 4209},
    /*   2 : VMOVNTDQA xmmreg,mem128 [rm:fvm:   evex.128.66.0f38.w0 2a /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 303 001(2a) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVNTDQA, 2, {XMMREG,MEMORY|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+34690, 542, 5615},
    /*   3 : VMOVNTDQA ymmreg,mem256 [rm:fvm:   evex.256.66.0f38.w0 2a /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 303 001(2a) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVNTDQA, 2, {YMMREG,MEMORY|BITS256,0,0,0}, NO_DECORATOR, nasm_bytecodes+34699, 542, 5616},
    /*   4 : VMOVNTDQA zmmreg,mem512 [rm:fvm:   evex.512.66.0f38.w0 2a /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 303 001(2a) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVNTDQA, 2, {ZMMREG,MEMORY|BITS512,0,0,0}, NO_DECORATOR, nasm_bytecodes+34708, 543, 5617},
};

static const struct itemplate instrux_VMOVNTPD[5] = {
    /*   0 : VMOVNTPD mem128,xmmreg [mr:       vex.128.66.0f 2b /r               ] AVX,SANDYBRIDGE */
        /* 270(001 001) 001(2b) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVNTPD, 2, {MEMORY|BITS128|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59807, 432, 3360},
    /*   1 : VMOVNTPD mem256,ymmreg [mr:       vex.256.66.0f 2b /r               ] AVX,SANDYBRIDGE */
        /* 270(001 005) 001(2b) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVNTPD, 2, {MEMORY|BITS256|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59814, 432, 3361},
    /*   2 : VMOVNTPD mem128,xmmreg [mr:fvm:   evex.128.66.0f.w1 2b /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 08) 303 001(2b) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVNTPD, 2, {MEMORY|BITS128,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+34717, 542, 5618},
    /*   3 : VMOVNTPD mem256,ymmreg [mr:fvm:   evex.256.66.0f.w1 2b /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 28) 303 001(2b) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVNTPD, 2, {MEMORY|BITS256,YMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+34726, 542, 5619},
    /*   4 : VMOVNTPD mem512,zmmreg [mr:fvm:   evex.512.66.0f.w1 2b /r           ] AVX512,FUTURE */
        /* 250(f1 fd 48) 303 001(2b) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVNTPD, 2, {MEMORY|BITS512,ZMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+34735, 543, 5620},
};

static const struct itemplate instrux_VMOVNTPS[5] = {
    /*   0 : VMOVNTPS mem128,xmmreg [mr:       vex.128.0f 2b /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 000) 001(2b) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVNTPS, 2, {MEMORY|BITS128|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59821, 432, 3362},
    /*   1 : VMOVNTPS mem256,ymmreg [mr:       vex.256.0f 2b /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 004) 001(2b) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVNTPS, 2, {MEMORY|BITS256|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59828, 432, 3363},
    /*   2 : VMOVNTPS mem128,xmmreg [mr:fvm:   evex.128.0f.w0 2b /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 08) 303 001(2b) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVNTPS, 2, {MEMORY|BITS128,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+34744, 542, 5621},
    /*   3 : VMOVNTPS mem256,ymmreg [mr:fvm:   evex.256.0f.w0 2b /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 28) 303 001(2b) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVNTPS, 2, {MEMORY|BITS256,YMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+34753, 542, 5622},
    /*   4 : VMOVNTPS mem512,zmmreg [mr:fvm:   evex.512.0f.w0 2b /r              ] AVX512,FUTURE */
        /* 250(f1 7c 48) 303 001(2b) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVNTPS, 2, {MEMORY|BITS512,ZMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+34762, 543, 5623},
};

static const struct itemplate instrux_VMOVSD[12] = {
    /*   0 : VMOVSD xmmreg,xmmreg*,xmmreg [rvm:      vex.nds.lig.f2.0f 10 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(10) 120 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59835, 439, 3364},
    /*   1 : VMOVSD xmmreg,xmmreg [r+vm:      vex.nds.lig.f2.0f 10 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(10) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVSD, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59842, 439, 3364},
    /*   2 : VMOVSD xmmreg,mem64 [rm:       vex.lig.f2.0f 10 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 003) 001(10) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVSD, 2, {XMMREG|RN_L16,MEMORY|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59849, 439, 3365},
    /*   3 : VMOVSD xmmreg,xmmreg*,xmmreg [mvr:      vex.nds.lig.f2.0f 11 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(11) 102 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59856, 439, 3366},
    /*   4 : VMOVSD xmmreg,xmmreg [m+vr:      vex.nds.lig.f2.0f 11 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(11) 101 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVSD, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59863, 439, 3366},
    /*   5 : VMOVSD mem64,xmmreg [mr:       vex.lig.f2.0f 11 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 003) 001(11) 101 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVSD, 2, {MEMORY|BITS64|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59870, 439, 3367},
    /*   6 : VMOVSD xmmreg|mask|z,mem64 [rm:t1s:   evex.lig.f2.0f.w1 10 /r           ] AVX512,FUTURE */
        /* 250(f1 ff 08) 306 001(10) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMOVSD, 2, {XMMREG,MEMORY|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34807, 544, 5628},
    /*   7 : VMOVSD mem64|mask,xmmreg [mr:t1s:   evex.lig.f2.0f.w1 11 /r           ] AVX512,FUTURE */
        /* 250(f1 ff 08) 306 001(11) 101 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMOVSD, 2, {MEMORY|BITS64,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+34816, 544, 5629},
    /*   8 : VMOVSD xmmreg|mask|z,xmmreg*,xmmreg [rvm:      evex.nds.lig.f2.0f.w1 10 /r       ] AVX512,FUTURE */
        /* 241(f1 ff 08) 300 001(10) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMOVSD, 3, {XMMREG,XMMREG,XMMREG,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34825, 544, 5630},
    /*   9 : VMOVSD xmmreg|mask|z,xmmreg [r+vm:      evex.nds.lig.f2.0f.w1 10 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 ff 08) 300 001(10) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMOVSD, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34834, 544, 5630},
    /*  10 : VMOVSD xmmreg|mask|z,xmmreg*,xmmreg [mvr:      evex.nds.lig.f2.0f.w1 11 /r       ] AVX512,FUTURE */
        /* 241(f1 ff 08) 300 001(11) 102 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMOVSD, 3, {XMMREG,XMMREG,XMMREG,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34843, 544, 5631},
    /*  11 : VMOVSD xmmreg|mask|z,xmmreg [m+vr:      evex.nds.lig.f2.0f.w1 11 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 ff 08) 300 001(11) 101 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMOVSD, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34852, 544, 5631},
};

static const struct itemplate instrux_VMOVSHDUP[5] = {
    /*   0 : VMOVSHDUP xmmreg,xmmrm128 [rm:       vex.128.f3.0f 16 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 002) 001(16) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVSHDUP, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59877, 432, 3368},
    /*   1 : VMOVSHDUP ymmreg,ymmrm256 [rm:       vex.256.f3.0f 16 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 006) 001(16) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVSHDUP, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59884, 432, 3369},
    /*   2 : VMOVSHDUP xmmreg|mask|z,xmmrm128 [rm:fvm:   evex.128.f3.0f.w0 16 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7e 08) 303 001(16) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVSHDUP, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34861, 542, 5632},
    /*   3 : VMOVSHDUP ymmreg|mask|z,ymmrm256 [rm:fvm:   evex.256.f3.0f.w0 16 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7e 28) 303 001(16) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVSHDUP, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34870, 542, 5633},
    /*   4 : VMOVSHDUP zmmreg|mask|z,zmmrm512 [rm:fvm:   evex.512.f3.0f.w0 16 /r           ] AVX512,FUTURE */
        /* 250(f1 7e 48) 303 001(16) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVSHDUP, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34879, 543, 5634},
};

static const struct itemplate instrux_VMOVSLDUP[5] = {
    /*   0 : VMOVSLDUP xmmreg,xmmrm128 [rm:       vex.128.f3.0f 12 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 002) 001(12) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVSLDUP, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59891, 432, 3370},
    /*   1 : VMOVSLDUP ymmreg,ymmrm256 [rm:       vex.256.f3.0f 12 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 006) 001(12) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVSLDUP, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59898, 432, 3371},
    /*   2 : VMOVSLDUP xmmreg|mask|z,xmmrm128 [rm:fvm:   evex.128.f3.0f.w0 12 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7e 08) 303 001(12) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVSLDUP, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34888, 542, 5635},
    /*   3 : VMOVSLDUP ymmreg|mask|z,ymmrm256 [rm:fvm:   evex.256.f3.0f.w0 12 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7e 28) 303 001(12) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVSLDUP, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34897, 542, 5636},
    /*   4 : VMOVSLDUP zmmreg|mask|z,zmmrm512 [rm:fvm:   evex.512.f3.0f.w0 12 /r           ] AVX512,FUTURE */
        /* 250(f1 7e 48) 303 001(12) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVSLDUP, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34906, 543, 5637},
};

static const struct itemplate instrux_VMOVSS[12] = {
    /*   0 : VMOVSS xmmreg,xmmreg*,xmmreg [rvm:      vex.nds.lig.f3.0f 10 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(10) 120 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59905, 439, 3372},
    /*   1 : VMOVSS xmmreg,xmmreg [r+vm:      vex.nds.lig.f3.0f 10 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(10) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVSS, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59912, 439, 3372},
    /*   2 : VMOVSS xmmreg,mem32 [rm:       vex.lig.f3.0f 10 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 002) 001(10) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVSS, 2, {XMMREG|RN_L16,MEMORY|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59919, 439, 3373},
    /*   3 : VMOVSS xmmreg,xmmreg*,xmmreg [mvr:      vex.nds.lig.f3.0f 11 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(11) 102 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+59926, 439, 3374},
    /*   4 : VMOVSS xmmreg,xmmreg [m+vr:      vex.nds.lig.f3.0f 11 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(11) 101 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVSS, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59933, 439, 3374},
    /*   5 : VMOVSS mem32,xmmreg [mr:       vex.lig.f3.0f 11 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 002) 001(11) 101 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVSS, 2, {MEMORY|BITS32|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59940, 439, 3375},
    /*   6 : VMOVSS xmmreg|mask|z,mem32 [rm:t1s:   evex.lig.f3.0f.w0 10 /r           ] AVX512,FUTURE */
        /* 250(f1 7e 08) 306 001(10) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMOVSS, 2, {XMMREG,MEMORY|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34915, 544, 5638},
    /*   7 : VMOVSS mem32|mask,xmmreg [mr:t1s:   evex.lig.f3.0f.w0 11 /r           ] AVX512,FUTURE */
        /* 250(f1 7e 08) 306 001(11) 101 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMOVSS, 2, {MEMORY|BITS32,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+34924, 544, 5639},
    /*   8 : VMOVSS xmmreg|mask|z,xmmreg*,xmmreg [rvm:      evex.nds.lig.f3.0f.w0 10 /r       ] AVX512,FUTURE */
        /* 241(f1 7e 08) 300 001(10) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMOVSS, 3, {XMMREG,XMMREG,XMMREG,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34933, 544, 5640},
    /*   9 : VMOVSS xmmreg|mask|z,xmmreg [r+vm:      evex.nds.lig.f3.0f.w0 10 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7e 08) 300 001(10) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMOVSS, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34942, 544, 5640},
    /*  10 : VMOVSS xmmreg|mask|z,xmmreg*,xmmreg [mvr:      evex.nds.lig.f3.0f.w0 11 /r       ] AVX512,FUTURE */
        /* 241(f1 7e 08) 300 001(11) 102 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMOVSS, 3, {XMMREG,XMMREG,XMMREG,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34951, 544, 5641},
    /*  11 : VMOVSS xmmreg|mask|z,xmmreg [m+vr:      evex.nds.lig.f3.0f.w0 11 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7e 08) 300 001(11) 101 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMOVSS, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34960, 544, 5641},
};

static const struct itemplate instrux_VMOVUPD[13] = {
    /*   0 : VMOVUPD xmmreg,xmmrm128 [rm:       vex.128.66.0f 10 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 001) 001(10) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVUPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59947, 432, 3376},
    /*   1 : VMOVUPD xmmrm128,xmmreg [mr:       vex.128.66.0f 11 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 001) 001(11) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVUPD, 2, {RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59954, 432, 3377},
    /*   2 : VMOVUPD ymmreg,ymmrm256 [rm:       vex.256.66.0f 10 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 005) 001(10) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVUPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59961, 432, 3378},
    /*   3 : VMOVUPD ymmrm256,ymmreg [mr:       vex.256.66.0f 11 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 005) 001(11) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVUPD, 2, {RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59968, 432, 3379},
    /*   4 : VMOVUPD xmmreg|mask|z,xmmrm128 [rm:fvm:   evex.128.66.0f.w1 10 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 08) 303 001(10) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVUPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34969, 542, 5642},
    /*   5 : VMOVUPD ymmreg|mask|z,ymmrm256 [rm:fvm:   evex.256.66.0f.w1 10 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 28) 303 001(10) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVUPD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34978, 542, 5643},
    /*   6 : VMOVUPD zmmreg|mask|z,zmmrm512 [rm:fvm:   evex.512.66.0f.w1 10 /r           ] AVX512,FUTURE */
        /* 250(f1 fd 48) 303 001(10) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVUPD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34987, 543, 5644},
    /*   7 : VMOVUPD xmmreg|mask|z,xmmreg [mr:       evex.128.66.0f.w1 11 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 08) 300 001(11) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVUPD, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34996, 542, 5645},
    /*   8 : VMOVUPD ymmreg|mask|z,ymmreg [mr:       evex.256.66.0f.w1 11 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 28) 300 001(11) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVUPD, 2, {YMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35005, 542, 5646},
    /*   9 : VMOVUPD zmmreg|mask|z,zmmreg [mr:       evex.512.66.0f.w1 11 /r           ] AVX512,FUTURE */
        /* 250(f1 fd 48) 300 001(11) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVUPD, 2, {ZMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35014, 543, 5647},
    /*  10 : VMOVUPD mem128|mask,xmmreg [mr:fvm:   evex.128.66.0f.w1 11 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 08) 303 001(11) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVUPD, 2, {MEMORY|BITS128,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+35023, 542, 5648},
    /*  11 : VMOVUPD mem256|mask,ymmreg [mr:fvm:   evex.256.66.0f.w1 11 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 28) 303 001(11) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVUPD, 2, {MEMORY|BITS256,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+35032, 542, 5649},
    /*  12 : VMOVUPD mem512|mask,zmmreg [mr:fvm:   evex.512.66.0f.w1 11 /r           ] AVX512,FUTURE */
        /* 250(f1 fd 48) 303 001(11) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVUPD, 2, {MEMORY|BITS512,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+35041, 543, 5650},
};

static const struct itemplate instrux_VMOVUPS[13] = {
    /*   0 : VMOVUPS xmmreg,xmmrm128 [rm:       vex.128.0f 10 /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 000) 001(10) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVUPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59975, 432, 3380},
    /*   1 : VMOVUPS xmmrm128,xmmreg [mr:       vex.128.0f 11 /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 000) 001(11) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVUPS, 2, {RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59982, 432, 3381},
    /*   2 : VMOVUPS ymmreg,ymmrm256 [rm:       vex.256.0f 10 /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 004) 001(10) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVUPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59989, 432, 3382},
    /*   3 : VMOVUPS ymmrm256,ymmreg [mr:       vex.256.0f 11 /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 004) 001(11) 101 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMOVUPS, 2, {RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+59996, 432, 3383},
    /*   4 : VMOVUPS xmmreg|mask|z,xmmrm128 [rm:fvm:   evex.128.0f.w0 10 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 08) 303 001(10) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVUPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35050, 542, 5651},
    /*   5 : VMOVUPS ymmreg|mask|z,ymmrm256 [rm:fvm:   evex.256.0f.w0 10 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 28) 303 001(10) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVUPS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35059, 542, 5652},
    /*   6 : VMOVUPS zmmreg|mask|z,zmmrm512 [rm:fvm:   evex.512.0f.w0 10 /r              ] AVX512,FUTURE */
        /* 250(f1 7c 48) 303 001(10) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVUPS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35068, 543, 5653},
    /*   7 : VMOVUPS xmmreg|mask|z,xmmreg [mr:       evex.128.0f.w0 11 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 08) 300 001(11) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVUPS, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35077, 542, 5654},
    /*   8 : VMOVUPS ymmreg|mask|z,ymmreg [mr:       evex.256.0f.w0 11 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 28) 300 001(11) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVUPS, 2, {YMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35086, 542, 5655},
    /*   9 : VMOVUPS zmmreg|mask|z,zmmreg [mr:       evex.512.0f.w0 11 /r              ] AVX512,FUTURE */
        /* 250(f1 7c 48) 300 001(11) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVUPS, 2, {ZMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35095, 543, 5656},
    /*  10 : VMOVUPS mem128|mask,xmmreg [mr:fvm:   evex.128.0f.w0 11 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 08) 303 001(11) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVUPS, 2, {MEMORY|BITS128,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+35104, 542, 5657},
    /*  11 : VMOVUPS mem256|mask,ymmreg [mr:fvm:   evex.256.0f.w0 11 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 28) 303 001(11) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVUPS, 2, {MEMORY|BITS256,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+35113, 542, 5658},
    /*  12 : VMOVUPS mem512|mask,zmmreg [mr:fvm:   evex.512.0f.w0 11 /r              ] AVX512,FUTURE */
        /* 250(f1 7c 48) 303 001(11) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVUPS, 2, {MEMORY|BITS512,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+35122, 543, 5659},
};

static const struct itemplate instrux_VMPSADBW[7] = {
    /*   0 : VMPSADBW xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     vex.nds.128.66.0f3a 42 /r ib      ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(42) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMPSADBW, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52067, 432, 3384},
    /*   1 : VMPSADBW xmmreg,xmmrm128,imm8 [r+vmi:     vex.nds.128.66.0f3a 42 /r ib      ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(42) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMPSADBW, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52075, 432, 3384},
    /*   2 : VMPSADBW ymmreg,ymmreg*,ymmrm256,imm8 [rvmi:     vex.nds.256.66.0f3a 42 /r ib      ] AVX2,FUTURE */
        /* 261(003 005) 001(42) 120 023 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VMPSADBW, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+54243, 466, 4087},
    /*   3 : VMPSADBW ymmreg,ymmrm256,imm8 [r+vmi:     vex.nds.256.66.0f3a 42 /r ib      ] ND,AVX2,FUTURE */
        /* 260(003 005) 001(42) 110 022 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VMPSADBW, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54251, 466, 4087},
    /*   4 : VMPSADBW xmmreg|mask|z,xmmreg,xmmrm128,imm8 [rvmi:fvm: evex.128.f3.0f3a.w0 42 /r ib      ] AVX10_2,FUTURE */
        /* 241(f3 7e 08) 303 001(42) 120 023 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMPSADBW, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+23143, 643, 7511},
    /*   5 : VMPSADBW ymmreg|mask|z,ymmreg,ymmrm256,imm8 [rvmi:fvm: evex.256.f3.0f3a.w0 42 /r ib      ] AVX10_2,FUTURE */
        /* 241(f3 7e 28) 303 001(42) 120 023 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMPSADBW, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+23153, 643, 7512},
    /*   6 : VMPSADBW zmmreg|mask|z,zmmreg,zmmrm512,imm8 [rvmi:fvm: evex.512.f3.0f3a.w0 42 /r ib      ] AVX10_2,FUTURE */
        /* 241(f3 7e 48) 303 001(42) 120 023 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMPSADBW, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+23163, 643, 7513},
};

static const struct itemplate instrux_VMULPD[10] = {
    /*   0 : VMULPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 59 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(59) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMULPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60003, 432, 3385},
    /*   1 : VMULPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 59 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(59) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMULPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60010, 432, 3385},
    /*   2 : VMULPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 59 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(59) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMULPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60017, 432, 3386},
    /*   3 : VMULPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 59 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(59) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMULPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60024, 432, 3386},
    /*   4 : VMULPD xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f.w1 59 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(59) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMULPD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+35131, 542, 5660},
    /*   5 : VMULPD xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f.w1 59 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(59) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMULPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+35140, 542, 5660},
    /*   6 : VMULPD ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f.w1 59 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(59) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMULPD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+35149, 542, 5661},
    /*   7 : VMULPD ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f.w1 59 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(59) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMULPD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+35158, 542, 5661},
    /*   8 : VMULPD zmmreg|mask|z,zmmreg*,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f.w1 59 /r       ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(59) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VMULPD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+35167, 543, 5662},
    /*   9 : VMULPD zmmreg|mask|z,zmmrm512|b64|er [r+vm:fv:   evex.nds.512.66.0f.w1 59 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(59) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMULPD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|ER,0,0,0}, nasm_bytecodes+35176, 543, 5662},
};

static const struct itemplate instrux_VMULPS[10] = {
    /*   0 : VMULPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f 59 /r              ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(59) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMULPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60031, 432, 3387},
    /*   1 : VMULPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f 59 /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(59) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMULPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60038, 432, 3387},
    /*   2 : VMULPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f 59 /r              ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(59) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMULPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60045, 432, 3388},
    /*   3 : VMULPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f 59 /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(59) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMULPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60052, 432, 3388},
    /*   4 : VMULPS xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.0f.w0 59 /r          ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(59) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMULPS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+35185, 542, 5663},
    /*   5 : VMULPS xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.0f.w0 59 /r          ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7c 08) 301 001(59) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMULPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+35194, 542, 5663},
    /*   6 : VMULPS ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.0f.w0 59 /r          ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(59) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMULPS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+35203, 542, 5664},
    /*   7 : VMULPS ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.0f.w0 59 /r          ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7c 28) 301 001(59) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMULPS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+35212, 542, 5664},
    /*   8 : VMULPS zmmreg|mask|z,zmmreg*,zmmrm512|b32|er [rvm:fv:   evex.nds.512.0f.w0 59 /r          ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(59) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VMULPS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+35221, 543, 5665},
    /*   9 : VMULPS zmmreg|mask|z,zmmrm512|b32|er [r+vm:fv:   evex.nds.512.0f.w0 59 /r          ] ND,AVX512,FUTURE */
        /* 240(f1 7c 48) 301 001(59) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMULPS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+35230, 543, 5665},
};

static const struct itemplate instrux_VMULSD[4] = {
    /*   0 : VMULSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f 59 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(59) 120 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMULSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60059, 439, 3389},
    /*   1 : VMULSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f 59 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(59) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMULSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60066, 439, 3389},
    /*   2 : VMULSD xmmreg|mask|z,xmmreg*,xmmrm64|er [rvm:t1s:  evex.nds.lig.f2.0f.w1 59 /r       ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(59) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMULSD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+35239, 544, 5666},
    /*   3 : VMULSD xmmreg|mask|z,xmmrm64|er [r+vm:t1s:  evex.nds.lig.f2.0f.w1 59 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 ff 08) 306 001(59) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMULSD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+35248, 544, 5666},
};

static const struct itemplate instrux_VMULSS[4] = {
    /*   0 : VMULSS xmmreg,xmmreg*,xmmrm32 [rvm:      vex.nds.lig.f3.0f 59 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(59) 120 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMULSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60073, 439, 3390},
    /*   1 : VMULSS xmmreg,xmmrm32 [r+vm:      vex.nds.lig.f3.0f 59 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(59) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VMULSS, 2, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60080, 439, 3390},
    /*   2 : VMULSS xmmreg|mask|z,xmmreg*,xmmrm32|er [rvm:t1s:  evex.nds.lig.f3.0f.w0 59 /r       ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(59) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMULSS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+35257, 544, 5667},
    /*   3 : VMULSS xmmreg|mask|z,xmmrm32|er [r+vm:t1s:  evex.nds.lig.f3.0f.w0 59 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7e 08) 306 001(59) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VMULSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+35266, 544, 5667},
};

static const struct itemplate instrux_VORPD[10] = {
    /*   0 : VORPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 56 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(56) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VORPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60087, 432, 3391},
    /*   1 : VORPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 56 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(56) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VORPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60094, 432, 3391},
    /*   2 : VORPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 56 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(56) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VORPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60101, 432, 3392},
    /*   3 : VORPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 56 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(56) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VORPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60108, 432, 3392},
    /*   4 : VORPD xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f.w1 56 /r       ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f1 fd 08) 301 001(56) 120 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VORPD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+35275, 545, 5668},
    /*   5 : VORPD xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f.w1 56 /r       ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f1 fd 08) 301 001(56) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VORPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+35284, 545, 5668},
    /*   6 : VORPD ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f.w1 56 /r       ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f1 fd 28) 301 001(56) 120 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VORPD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+35293, 545, 5669},
    /*   7 : VORPD ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f.w1 56 /r       ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f1 fd 28) 301 001(56) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VORPD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+35302, 545, 5669},
    /*   8 : VORPD zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f.w1 56 /r       ] AVX512DQ,FUTURE */
        /* 241(f1 fd 48) 301 001(56) 120 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VORPD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+35311, 546, 5670},
    /*   9 : VORPD zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f.w1 56 /r       ] ND,AVX512DQ,FUTURE */
        /* 240(f1 fd 48) 301 001(56) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VORPD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+35320, 546, 5670},
};

static const struct itemplate instrux_VORPS[10] = {
    /*   0 : VORPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f 56 /r              ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(56) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VORPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60115, 432, 3393},
    /*   1 : VORPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f 56 /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(56) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VORPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60122, 432, 3393},
    /*   2 : VORPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f 56 /r              ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(56) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VORPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60129, 432, 3394},
    /*   3 : VORPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f 56 /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(56) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VORPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60136, 432, 3394},
    /*   4 : VORPS xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.0f.w0 56 /r          ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f1 7c 08) 301 001(56) 120 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VORPS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+35329, 545, 5671},
    /*   5 : VORPS xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.0f.w0 56 /r          ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f1 7c 08) 301 001(56) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VORPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+35338, 545, 5671},
    /*   6 : VORPS ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.0f.w0 56 /r          ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f1 7c 28) 301 001(56) 120 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VORPS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+35347, 545, 5672},
    /*   7 : VORPS ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.0f.w0 56 /r          ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f1 7c 28) 301 001(56) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VORPS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+35356, 545, 5672},
    /*   8 : VORPS zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.0f.w0 56 /r          ] AVX512DQ,FUTURE */
        /* 241(f1 7c 48) 301 001(56) 120 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VORPS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+35365, 546, 5673},
    /*   9 : VORPS zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.0f.w0 56 /r          ] ND,AVX512DQ,FUTURE */
        /* 240(f1 7c 48) 301 001(56) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VORPS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+35374, 546, 5673},
};

static const struct itemplate instrux_VPABSB[5] = {
    /*   0 : VPABSB xmmreg,xmmrm128 [rm:       vex.128.66.0f38 1c /r             ] AVX,SANDYBRIDGE */
        /* 270(002 001) 001(1c) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPABSB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60143, 432, 3395},
    /*   1 : VPABSB ymmreg,ymmrm256 [rm:       vex.256.66.0f38 1c /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(1c) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPABSB, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63244, 466, 4088},
    /*   2 : VPABSB xmmreg|mask|z,xmmrm128 [rm:fvm:   evex.128.66.0f38.wig 1c /r        ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 08) 303 001(1c) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPABSB, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35383, 554, 5674},
    /*   3 : VPABSB ymmreg|mask|z,ymmrm256 [rm:fvm:   evex.256.66.0f38.wig 1c /r        ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 28) 303 001(1c) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPABSB, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35392, 554, 5675},
    /*   4 : VPABSB zmmreg|mask|z,zmmrm512 [rm:fvm:   evex.512.66.0f38.wig 1c /r        ] AVX512BW,FUTURE */
        /* 250(f2 7d 48) 303 001(1c) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPABSB, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35401, 555, 5676},
};

static const struct itemplate instrux_VPABSW[5] = {
    /*   0 : VPABSW xmmreg,xmmrm128 [rm:       vex.128.66.0f38 1d /r             ] AVX,SANDYBRIDGE */
        /* 270(002 001) 001(1d) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPABSW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60150, 432, 3396},
    /*   1 : VPABSW ymmreg,ymmrm256 [rm:       vex.256.66.0f38 1d /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(1d) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPABSW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63251, 466, 4089},
    /*   2 : VPABSW xmmreg|mask|z,xmmrm128 [rm:fvm:   evex.128.66.0f38.wig 1d /r        ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 08) 303 001(1d) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPABSW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35464, 554, 5683},
    /*   3 : VPABSW ymmreg|mask|z,ymmrm256 [rm:fvm:   evex.256.66.0f38.wig 1d /r        ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 28) 303 001(1d) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPABSW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35473, 554, 5684},
    /*   4 : VPABSW zmmreg|mask|z,zmmrm512 [rm:fvm:   evex.512.66.0f38.wig 1d /r        ] AVX512BW,FUTURE */
        /* 250(f2 7d 48) 303 001(1d) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPABSW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35482, 555, 5685},
};

static const struct itemplate instrux_VPABSD[5] = {
    /*   0 : VPABSD xmmreg,xmmrm128 [rm:       vex.128.66.0f38 1e /r             ] AVX,SANDYBRIDGE */
        /* 270(002 001) 001(1e) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPABSD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60157, 432, 3397},
    /*   1 : VPABSD ymmreg,ymmrm256 [rm:       vex.256.66.0f38 1e /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(1e) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPABSD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63258, 466, 4090},
    /*   2 : VPABSD xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.66.0f38.w0 1e /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 301 001(1e) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPABSD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+35410, 542, 5677},
    /*   3 : VPABSD ymmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.66.0f38.w0 1e /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 301 001(1e) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPABSD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+35419, 542, 5678},
    /*   4 : VPABSD zmmreg|mask|z,zmmrm512|b32 [rm:fv:    evex.512.66.0f38.w0 1e /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 301 001(1e) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPABSD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+35428, 543, 5679},
};

static const struct itemplate instrux_VPACKSSWB[10] = {
    /*   0 : VPACKSSWB xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 63 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(63) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPACKSSWB, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60164, 432, 3398},
    /*   1 : VPACKSSWB xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 63 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(63) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPACKSSWB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60171, 432, 3398},
    /*   2 : VPACKSSWB ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 63 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(63) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPACKSSWB, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63265, 466, 4091},
    /*   3 : VPACKSSWB ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 63 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(63) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPACKSSWB, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63272, 466, 4091},
    /*   4 : VPACKSSWB xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig 63 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(63) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPACKSSWB, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35545, 554, 5689},
    /*   5 : VPACKSSWB xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig 63 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(63) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPACKSSWB, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35554, 554, 5689},
    /*   6 : VPACKSSWB ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig 63 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(63) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPACKSSWB, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35563, 554, 5690},
    /*   7 : VPACKSSWB ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig 63 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(63) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPACKSSWB, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35572, 554, 5690},
    /*   8 : VPACKSSWB zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig 63 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(63) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPACKSSWB, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35581, 555, 5691},
    /*   9 : VPACKSSWB zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig 63 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(63) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPACKSSWB, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35590, 555, 5691},
};

static const struct itemplate instrux_VPACKSSDW[10] = {
    /*   0 : VPACKSSDW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 6b /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(6b) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPACKSSDW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60178, 432, 3399},
    /*   1 : VPACKSSDW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 6b /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(6b) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPACKSSDW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60185, 432, 3399},
    /*   2 : VPACKSSDW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 6b /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(6b) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPACKSSDW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63279, 466, 4092},
    /*   3 : VPACKSSDW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 6b /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(6b) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPACKSSDW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63286, 466, 4092},
    /*   4 : VPACKSSDW xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f.w0 6b /r       ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 301 001(6b) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPACKSSDW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+35491, 548, 5686},
    /*   5 : VPACKSSDW xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f.w0 6b /r       ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 301 001(6b) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPACKSSDW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+35500, 548, 5686},
    /*   6 : VPACKSSDW ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f.w0 6b /r       ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 301 001(6b) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPACKSSDW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+35509, 548, 5687},
    /*   7 : VPACKSSDW ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f.w0 6b /r       ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 301 001(6b) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPACKSSDW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+35518, 548, 5687},
    /*   8 : VPACKSSDW zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f.w0 6b /r       ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 301 001(6b) 120 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPACKSSDW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+35527, 549, 5688},
    /*   9 : VPACKSSDW zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f.w0 6b /r       ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 301 001(6b) 110 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPACKSSDW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+35536, 549, 5688},
};

static const struct itemplate instrux_VPACKUSWB[10] = {
    /*   0 : VPACKUSWB xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 67 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(67) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPACKUSWB, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60192, 432, 3400},
    /*   1 : VPACKUSWB xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 67 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(67) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPACKUSWB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60199, 432, 3400},
    /*   2 : VPACKUSWB ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 67 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(67) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPACKUSWB, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63307, 466, 4094},
    /*   3 : VPACKUSWB ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 67 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(67) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPACKUSWB, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63314, 466, 4094},
    /*   4 : VPACKUSWB xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig 67 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(67) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPACKUSWB, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35653, 554, 5695},
    /*   5 : VPACKUSWB xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig 67 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(67) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPACKUSWB, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35662, 554, 5695},
    /*   6 : VPACKUSWB ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig 67 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(67) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPACKUSWB, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35671, 554, 5696},
    /*   7 : VPACKUSWB ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig 67 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(67) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPACKUSWB, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35680, 554, 5696},
    /*   8 : VPACKUSWB zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig 67 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(67) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPACKUSWB, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35689, 555, 5697},
    /*   9 : VPACKUSWB zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig 67 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(67) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPACKUSWB, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35698, 555, 5697},
};

static const struct itemplate instrux_VPACKUSDW[10] = {
    /*   0 : VPACKUSDW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 2b /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(2b) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPACKUSDW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60206, 432, 3401},
    /*   1 : VPACKUSDW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 2b /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(2b) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPACKUSDW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60213, 432, 3401},
    /*   2 : VPACKUSDW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 2b /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(2b) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPACKUSDW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63293, 466, 4093},
    /*   3 : VPACKUSDW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 2b /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(2b) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPACKUSDW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63300, 466, 4093},
    /*   4 : VPACKUSDW xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 2b /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7d 08) 301 001(2b) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPACKUSDW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+35599, 548, 5692},
    /*   5 : VPACKUSDW xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f38.w0 2b /r     ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 7d 08) 301 001(2b) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPACKUSDW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+35608, 548, 5692},
    /*   6 : VPACKUSDW ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 2b /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7d 28) 301 001(2b) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPACKUSDW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+35617, 548, 5693},
    /*   7 : VPACKUSDW ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f38.w0 2b /r     ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 7d 28) 301 001(2b) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPACKUSDW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+35626, 548, 5693},
    /*   8 : VPACKUSDW zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f38.w0 2b /r     ] AVX512BW,FUTURE */
        /* 241(f2 7d 48) 301 001(2b) 120 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPACKUSDW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+35635, 549, 5694},
    /*   9 : VPACKUSDW zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f38.w0 2b /r     ] ND,AVX512BW,FUTURE */
        /* 240(f2 7d 48) 301 001(2b) 110 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPACKUSDW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+35644, 549, 5694},
};

static const struct itemplate instrux_VPADDB[10] = {
    /*   0 : VPADDB xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f fc /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(fc) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPADDB, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60220, 432, 3402},
    /*   1 : VPADDB xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f fc /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(fc) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPADDB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60227, 432, 3402},
    /*   2 : VPADDB ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f fc /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(fc) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPADDB, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63321, 466, 4095},
    /*   3 : VPADDB ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f fc /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(fc) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPADDB, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63328, 466, 4095},
    /*   4 : VPADDB xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig fc /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(fc) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDB, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35707, 554, 5698},
    /*   5 : VPADDB xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig fc /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(fc) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDB, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35716, 554, 5698},
    /*   6 : VPADDB ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig fc /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(fc) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDB, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35725, 554, 5699},
    /*   7 : VPADDB ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig fc /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(fc) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDB, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35734, 554, 5699},
    /*   8 : VPADDB zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig fc /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(fc) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPADDB, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35743, 555, 5700},
    /*   9 : VPADDB zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig fc /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(fc) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPADDB, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35752, 555, 5700},
};

static const struct itemplate instrux_VPADDW[10] = {
    /*   0 : VPADDW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f fd /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(fd) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPADDW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60234, 432, 3403},
    /*   1 : VPADDW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f fd /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(fd) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPADDW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60241, 432, 3403},
    /*   2 : VPADDW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f fd /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(fd) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPADDW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63335, 466, 4096},
    /*   3 : VPADDW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f fd /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(fd) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPADDW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63342, 466, 4096},
    /*   4 : VPADDW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig fd /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(fd) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36085, 554, 5719},
    /*   5 : VPADDW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig fd /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(fd) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36094, 554, 5719},
    /*   6 : VPADDW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig fd /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(fd) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36103, 554, 5720},
    /*   7 : VPADDW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig fd /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(fd) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36112, 554, 5720},
    /*   8 : VPADDW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig fd /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(fd) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPADDW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36121, 555, 5721},
    /*   9 : VPADDW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig fd /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(fd) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPADDW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36130, 555, 5721},
};

static const struct itemplate instrux_VPADDD[10] = {
    /*   0 : VPADDD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f fe /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(fe) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPADDD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60248, 432, 3404},
    /*   1 : VPADDD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f fe /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(fe) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPADDD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60255, 432, 3404},
    /*   2 : VPADDD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f fe /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(fe) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPADDD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63349, 466, 4097},
    /*   3 : VPADDD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f fe /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(fe) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPADDD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63356, 466, 4097},
    /*   4 : VPADDD xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f.w0 fe /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 08) 301 001(fe) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPADDD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+35761, 542, 5701},
    /*   5 : VPADDD xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f.w0 fe /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 08) 301 001(fe) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPADDD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+35770, 542, 5701},
    /*   6 : VPADDD ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f.w0 fe /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 28) 301 001(fe) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPADDD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+35779, 542, 5702},
    /*   7 : VPADDD ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f.w0 fe /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 28) 301 001(fe) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPADDD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+35788, 542, 5702},
    /*   8 : VPADDD zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f.w0 fe /r       ] AVX512,FUTURE */
        /* 241(f1 7d 48) 301 001(fe) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPADDD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+35797, 543, 5703},
    /*   9 : VPADDD zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f.w0 fe /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7d 48) 301 001(fe) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPADDD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+35806, 543, 5703},
};

static const struct itemplate instrux_VPADDQ[10] = {
    /*   0 : VPADDQ xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f d4 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(d4) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPADDQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60262, 432, 3405},
    /*   1 : VPADDQ xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f d4 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(d4) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPADDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60269, 432, 3405},
    /*   2 : VPADDQ ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f d4 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(d4) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPADDQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63363, 466, 4098},
    /*   3 : VPADDQ ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f d4 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(d4) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPADDQ, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63370, 466, 4098},
    /*   4 : VPADDQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f.w1 d4 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(d4) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPADDQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+35815, 542, 5704},
    /*   5 : VPADDQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f.w1 d4 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(d4) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPADDQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+35824, 542, 5704},
    /*   6 : VPADDQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f.w1 d4 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(d4) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPADDQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+35833, 542, 5705},
    /*   7 : VPADDQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f.w1 d4 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(d4) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPADDQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+35842, 542, 5705},
    /*   8 : VPADDQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f.w1 d4 /r       ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(d4) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPADDQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+35851, 543, 5706},
    /*   9 : VPADDQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f.w1 d4 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(d4) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPADDQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+35860, 543, 5706},
};

static const struct itemplate instrux_VPADDSB[10] = {
    /*   0 : VPADDSB xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f ec /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(ec) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPADDSB, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60276, 432, 3406},
    /*   1 : VPADDSB xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f ec /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(ec) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPADDSB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60283, 432, 3406},
    /*   2 : VPADDSB ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f ec /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(ec) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPADDSB, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63377, 466, 4099},
    /*   3 : VPADDSB ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f ec /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(ec) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPADDSB, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63384, 466, 4099},
    /*   4 : VPADDSB xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig ec /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(ec) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDSB, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35869, 554, 5707},
    /*   5 : VPADDSB xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig ec /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(ec) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDSB, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35878, 554, 5707},
    /*   6 : VPADDSB ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig ec /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(ec) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDSB, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35887, 554, 5708},
    /*   7 : VPADDSB ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig ec /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(ec) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDSB, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35896, 554, 5708},
    /*   8 : VPADDSB zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig ec /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(ec) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPADDSB, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35905, 555, 5709},
    /*   9 : VPADDSB zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig ec /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(ec) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPADDSB, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35914, 555, 5709},
};

static const struct itemplate instrux_VPADDSW[10] = {
    /*   0 : VPADDSW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f ed /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(ed) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPADDSW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60290, 432, 3407},
    /*   1 : VPADDSW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f ed /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(ed) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPADDSW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60297, 432, 3407},
    /*   2 : VPADDSW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f ed /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(ed) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPADDSW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63391, 466, 4100},
    /*   3 : VPADDSW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f ed /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(ed) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPADDSW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63398, 466, 4100},
    /*   4 : VPADDSW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig ed /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(ed) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDSW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35923, 554, 5710},
    /*   5 : VPADDSW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig ed /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(ed) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDSW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35932, 554, 5710},
    /*   6 : VPADDSW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig ed /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(ed) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDSW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35941, 554, 5711},
    /*   7 : VPADDSW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig ed /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(ed) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDSW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35950, 554, 5711},
    /*   8 : VPADDSW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig ed /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(ed) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPADDSW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35959, 555, 5712},
    /*   9 : VPADDSW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig ed /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(ed) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPADDSW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35968, 555, 5712},
};

static const struct itemplate instrux_VPADDUSB[10] = {
    /*   0 : VPADDUSB xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f dc /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(dc) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPADDUSB, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60304, 432, 3408},
    /*   1 : VPADDUSB xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f dc /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(dc) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPADDUSB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60311, 432, 3408},
    /*   2 : VPADDUSB ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f dc /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(dc) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPADDUSB, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63405, 466, 4101},
    /*   3 : VPADDUSB ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f dc /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(dc) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPADDUSB, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63412, 466, 4101},
    /*   4 : VPADDUSB xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig dc /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(dc) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDUSB, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35977, 554, 5713},
    /*   5 : VPADDUSB xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig dc /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(dc) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDUSB, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35986, 554, 5713},
    /*   6 : VPADDUSB ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig dc /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(dc) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDUSB, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+35995, 554, 5714},
    /*   7 : VPADDUSB ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig dc /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(dc) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDUSB, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36004, 554, 5714},
    /*   8 : VPADDUSB zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig dc /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(dc) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPADDUSB, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36013, 555, 5715},
    /*   9 : VPADDUSB zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig dc /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(dc) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPADDUSB, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36022, 555, 5715},
};

static const struct itemplate instrux_VPADDUSW[10] = {
    /*   0 : VPADDUSW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f dd /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(dd) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPADDUSW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60318, 432, 3409},
    /*   1 : VPADDUSW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f dd /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(dd) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPADDUSW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60325, 432, 3409},
    /*   2 : VPADDUSW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f dd /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(dd) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPADDUSW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63419, 466, 4102},
    /*   3 : VPADDUSW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f dd /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(dd) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPADDUSW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63426, 466, 4102},
    /*   4 : VPADDUSW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig dd /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(dd) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDUSW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36031, 554, 5716},
    /*   5 : VPADDUSW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig dd /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(dd) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDUSW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36040, 554, 5716},
    /*   6 : VPADDUSW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig dd /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(dd) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDUSW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36049, 554, 5717},
    /*   7 : VPADDUSW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig dd /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(dd) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPADDUSW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36058, 554, 5717},
    /*   8 : VPADDUSW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig dd /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(dd) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPADDUSW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36067, 555, 5718},
    /*   9 : VPADDUSW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig dd /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(dd) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPADDUSW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36076, 555, 5718},
};

static const struct itemplate instrux_VPALIGNR[10] = {
    /*   0 : VPALIGNR xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     vex.nds.128.66.0f3a 0f /r ib      ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(0f) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPALIGNR, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52083, 432, 3410},
    /*   1 : VPALIGNR xmmreg,xmmrm128,imm8 [r+vmi:     vex.nds.128.66.0f3a 0f /r ib      ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(0f) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPALIGNR, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52091, 432, 3410},
    /*   2 : VPALIGNR ymmreg,ymmreg*,ymmrm256,imm8 [rvmi:     vex.nds.256.66.0f3a 0f /r ib      ] AVX2,FUTURE */
        /* 261(003 005) 001(0f) 120 023 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPALIGNR, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+54259, 466, 4103},
    /*   3 : VPALIGNR ymmreg,ymmrm256,imm8 [r+vmi:     vex.nds.256.66.0f3a 0f /r ib      ] ND,AVX2,FUTURE */
        /* 260(003 005) 001(0f) 110 022 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPALIGNR, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54267, 466, 4103},
    /*   4 : VPALIGNR xmmreg|mask|z,xmmreg*,xmmrm128,imm8 [rvmi:fvm: evex.nds.128.66.0f3a.wig 0f /r ib ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(0f) 120 023 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPALIGNR, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19453, 554, 5722},
    /*   5 : VPALIGNR xmmreg|mask|z,xmmrm128,imm8 [r+vmi:fvm: evex.nds.128.66.0f3a.wig 0f /r ib ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f3 7d 08) 303 001(0f) 110 022 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPALIGNR, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19463, 554, 5722},
    /*   6 : VPALIGNR ymmreg|mask|z,ymmreg*,ymmrm256,imm8 [rvmi:fvm: evex.nds.256.66.0f3a.wig 0f /r ib ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(0f) 120 023 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPALIGNR, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19473, 554, 5723},
    /*   7 : VPALIGNR ymmreg|mask|z,ymmrm256,imm8 [r+vmi:fvm: evex.nds.256.66.0f3a.wig 0f /r ib ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f3 7d 28) 303 001(0f) 110 022 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPALIGNR, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19483, 554, 5723},
    /*   8 : VPALIGNR zmmreg|mask|z,zmmreg*,zmmrm512,imm8 [rvmi:fvm: evex.nds.512.66.0f3a.wig 0f /r ib ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(0f) 120 023 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPALIGNR, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19493, 555, 5724},
    /*   9 : VPALIGNR zmmreg|mask|z,zmmrm512,imm8 [r+vmi:fvm: evex.nds.512.66.0f3a.wig 0f /r ib ] ND,AVX512BW,FUTURE */
        /* 240(f3 7d 48) 303 001(0f) 110 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPALIGNR, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19503, 555, 5724},
};

static const struct itemplate instrux_VPAND[4] = {
    /*   0 : VPAND xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f db /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(db) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPAND, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60332, 432, 3411},
    /*   1 : VPAND xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f db /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(db) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPAND, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60339, 432, 3411},
    /*   2 : VPAND ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f db /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(db) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPAND, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63433, 466, 4104},
    /*   3 : VPAND ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f db /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(db) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPAND, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63440, 466, 4104},
};

static const struct itemplate instrux_VPANDN[4] = {
    /*   0 : VPANDN xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f df /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(df) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPANDN, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60346, 432, 3412},
    /*   1 : VPANDN xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f df /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(df) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPANDN, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60353, 432, 3412},
    /*   2 : VPANDN ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f df /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(df) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPANDN, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63447, 466, 4105},
    /*   3 : VPANDN ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f df /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(df) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPANDN, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63454, 466, 4105},
};

static const struct itemplate instrux_VPAVGB[10] = {
    /*   0 : VPAVGB xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f e0 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(e0) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPAVGB, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60360, 432, 3413},
    /*   1 : VPAVGB xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f e0 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(e0) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPAVGB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60367, 432, 3413},
    /*   2 : VPAVGB ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f e0 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(e0) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPAVGB, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63461, 466, 4106},
    /*   3 : VPAVGB ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f e0 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(e0) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPAVGB, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63468, 466, 4106},
    /*   4 : VPAVGB xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig e0 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(e0) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPAVGB, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36355, 554, 5737},
    /*   5 : VPAVGB xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig e0 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(e0) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPAVGB, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36364, 554, 5737},
    /*   6 : VPAVGB ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig e0 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(e0) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPAVGB, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36373, 554, 5738},
    /*   7 : VPAVGB ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig e0 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(e0) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPAVGB, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36382, 554, 5738},
    /*   8 : VPAVGB zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig e0 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(e0) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPAVGB, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36391, 555, 5739},
    /*   9 : VPAVGB zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig e0 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(e0) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPAVGB, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36400, 555, 5739},
};

static const struct itemplate instrux_VPAVGW[10] = {
    /*   0 : VPAVGW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f e3 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(e3) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPAVGW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60374, 432, 3414},
    /*   1 : VPAVGW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f e3 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(e3) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPAVGW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60381, 432, 3414},
    /*   2 : VPAVGW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f e3 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(e3) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPAVGW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63475, 466, 4107},
    /*   3 : VPAVGW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f e3 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(e3) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPAVGW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63482, 466, 4107},
    /*   4 : VPAVGW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig e3 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(e3) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPAVGW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36409, 554, 5740},
    /*   5 : VPAVGW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig e3 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(e3) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPAVGW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36418, 554, 5740},
    /*   6 : VPAVGW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig e3 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(e3) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPAVGW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36427, 554, 5741},
    /*   7 : VPAVGW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig e3 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(e3) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPAVGW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36436, 554, 5741},
    /*   8 : VPAVGW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig e3 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(e3) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPAVGW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36445, 555, 5742},
    /*   9 : VPAVGW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig e3 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(e3) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPAVGW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36454, 555, 5742},
};

static const struct itemplate instrux_VPBLENDVB[4] = {
    /*   0 : VPBLENDVB xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     vex.nds.128.66.0f3a.w0 4c /r /is4 ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(4c) 120 177 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPBLENDVB, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+52099, 440, 3415},
    /*   1 : VPBLENDVB xmmreg,xmmrm128,xmmreg [r+vms:     vex.nds.128.66.0f3a.w0 4c /r /is4 ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(4c) 110 176 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPBLENDVB, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+52107, 440, 3415},
    /*   2 : VPBLENDVB ymmreg,ymmreg*,ymmrm256,ymmreg [rvms:     vex.nds.256.66.0f3a 4c /r /is4    ] AVX2,FUTURE */
        /* 261(003 005) 001(4c) 120 177 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPBLENDVB, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+54275, 466, 4108},
    /*   3 : VPBLENDVB ymmreg,ymmrm256,ymmreg [r+vms:     vex.nds.256.66.0f3a 4c /r /is4    ] ND,AVX2,FUTURE */
        /* 260(003 005) 001(4c) 110 176 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPBLENDVB, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54283, 466, 4108},
};

static const struct itemplate instrux_VPBLENDW[4] = {
    /*   0 : VPBLENDW xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     vex.nds.128.66.0f3a 0e /r ib      ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(0e) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPBLENDW, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52115, 432, 3416},
    /*   1 : VPBLENDW xmmreg,xmmrm128,imm8 [r+vmi:     vex.nds.128.66.0f3a 0e /r ib      ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(0e) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPBLENDW, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52123, 432, 3416},
    /*   2 : VPBLENDW ymmreg,ymmreg*,ymmrm256,imm8 [rvmi:     vex.nds.256.66.0f3a 0e /r ib      ] AVX2,FUTURE */
        /* 261(003 005) 001(0e) 120 023 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPBLENDW, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+54291, 466, 4109},
    /*   3 : VPBLENDW ymmreg,ymmrm256,imm8 [r+vmi:     vex.nds.256.66.0f3a 0e /r ib      ] ND,AVX2,FUTURE */
        /* 260(003 005) 001(0e) 110 022 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPBLENDW, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54299, 466, 4109},
};

static const struct itemplate instrux_VPCMPESTRI[1] = {
    /*   0 : VPCMPESTRI xmmreg,xmmrm128,imm8 [rmi:      vex.128.66.0f3a 61 /r ib          ] AVX,SANDYBRIDGE */
        /* 270(003 001) 001(61) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCMPESTRI, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52131, 432, 3417},
};

static const struct itemplate instrux_VPCMPESTRM[1] = {
    /*   0 : VPCMPESTRM xmmreg,xmmrm128,imm8 [rmi:      vex.128.66.0f3a 60 /r ib          ] AVX,SANDYBRIDGE */
        /* 270(003 001) 001(60) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCMPESTRM, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52139, 432, 3418},
};

static const struct itemplate instrux_VPCMPISTRI[1] = {
    /*   0 : VPCMPISTRI xmmreg,xmmrm128,imm8 [rmi:      vex.128.66.0f3a 63 /r ib          ] AVX,SANDYBRIDGE */
        /* 270(003 001) 001(63) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCMPISTRI, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52147, 432, 3419},
};

static const struct itemplate instrux_VPCMPISTRM[1] = {
    /*   0 : VPCMPISTRM xmmreg,xmmrm128,imm8 [rmi:      vex.128.66.0f3a 62 /r ib          ] AVX,SANDYBRIDGE */
        /* 270(003 001) 001(62) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCMPISTRM, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52155, 432, 3420},
};

static const struct itemplate instrux_VPCMPEQB[10] = {
    /*   0 : VPCMPEQB xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 74 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(74) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCMPEQB, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60388, 432, 3421},
    /*   1 : VPCMPEQB xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 74 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(74) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCMPEQB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60395, 432, 3421},
    /*   2 : VPCMPEQB ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 74 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(74) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPCMPEQB, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63489, 466, 4110},
    /*   3 : VPCMPEQB ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 74 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(74) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPCMPEQB, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63496, 466, 4110},
    /*   4 : VPCMPEQB kreg|mask,xmmreg,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig 74 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(74) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPEQB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+36895, 554, 5808},
    /*   5 : VPCMPEQB kreg|mask,ymmreg,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig 74 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(74) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPEQB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+36904, 554, 5809},
    /*   6 : VPCMPEQB kreg|mask,zmmreg,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig 74 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(74) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPEQB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+36913, 555, 5810},
    /*   7 : VPCMPEQB kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w0 3f /r 00  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(3f) 120 001(00) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPEQB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7559, 548, 5833},
    /*   8 : VPCMPEQB kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w0 3f /r 00  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(3f) 120 001(00) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPEQB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7570, 548, 5834},
    /*   9 : VPCMPEQB kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w0 3f /r 00  ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(3f) 120 001(00) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPEQB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7581, 549, 5835},
};

static const struct itemplate instrux_VPCMPEQW[10] = {
    /*   0 : VPCMPEQW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 75 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(75) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCMPEQW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60402, 432, 3422},
    /*   1 : VPCMPEQW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 75 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(75) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCMPEQW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60409, 432, 3422},
    /*   2 : VPCMPEQW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 75 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(75) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPCMPEQW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63503, 466, 4111},
    /*   3 : VPCMPEQW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 75 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(75) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPCMPEQW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63510, 466, 4111},
    /*   4 : VPCMPEQW kreg|mask,xmmreg,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig 75 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(75) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPEQW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+36976, 554, 5817},
    /*   5 : VPCMPEQW kreg|mask,ymmreg,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig 75 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(75) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPEQW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+36985, 554, 5818},
    /*   6 : VPCMPEQW kreg|mask,zmmreg,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig 75 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(75) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPEQW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+36994, 555, 5819},
    /*   7 : VPCMPEQW kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w1 3f /r 00  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 08) 303 001(3f) 120 001(00) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPEQW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7790, 548, 5854},
    /*   8 : VPCMPEQW kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w1 3f /r 00  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 28) 303 001(3f) 120 001(00) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPEQW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7801, 548, 5855},
    /*   9 : VPCMPEQW kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w1 3f /r 00  ] AVX512BW,FUTURE */
        /* 241(f3 fd 48) 303 001(3f) 120 001(00) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPEQW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7812, 549, 5856},
};

static const struct itemplate instrux_VPCMPEQD[10] = {
    /*   0 : VPCMPEQD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 76 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(76) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCMPEQD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60416, 432, 3423},
    /*   1 : VPCMPEQD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 76 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(76) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCMPEQD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60423, 432, 3423},
    /*   2 : VPCMPEQD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 76 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(76) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPCMPEQD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63517, 466, 4112},
    /*   3 : VPCMPEQD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 76 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(76) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPCMPEQD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63524, 466, 4112},
    /*   4 : VPCMPEQD kreg|mask,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f.w0 76 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 08) 301 001(76) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPEQD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+36922, 542, 5811},
    /*   5 : VPCMPEQD kreg|mask,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f.w0 76 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 28) 301 001(76) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPEQD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+36931, 542, 5812},
    /*   6 : VPCMPEQD kreg|mask,zmmreg,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f.w0 76 /r       ] AVX512,FUTURE */
        /* 241(f1 7d 48) 301 001(76) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPEQD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+36940, 543, 5813},
    /*   7 : VPCMPEQD kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.66.0f3a.w0 1f /r 00  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(1f) 120 001(00) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPEQD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7592, 542, 5836},
    /*   8 : VPCMPEQD kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.66.0f3a.w0 1f /r 00  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(1f) 120 001(00) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPEQD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7603, 542, 5837},
    /*   9 : VPCMPEQD kreg|mask,zmmreg,zmmrm512|b32 [rvmi:fv:  evex.nds.512.66.0f3a.w0 1f /r 00  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(1f) 120 001(00) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPEQD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7614, 543, 5838},
};

static const struct itemplate instrux_VPCMPEQQ[10] = {
    /*   0 : VPCMPEQQ xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 29 /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(29) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCMPEQQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60430, 432, 3424},
    /*   1 : VPCMPEQQ xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 29 /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(29) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCMPEQQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60437, 432, 3424},
    /*   2 : VPCMPEQQ ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 29 /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(29) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPCMPEQQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63531, 466, 4113},
    /*   3 : VPCMPEQQ ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 29 /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(29) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPCMPEQQ, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63538, 466, 4113},
    /*   4 : VPCMPEQQ kreg|mask,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 29 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(29) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPEQQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+36949, 542, 5814},
    /*   5 : VPCMPEQQ kreg|mask,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 29 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(29) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPEQQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+36958, 542, 5815},
    /*   6 : VPCMPEQQ kreg|mask,zmmreg,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 29 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(29) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPEQQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+36967, 543, 5816},
    /*   7 : VPCMPEQQ kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f3a.w1 1f /r 00  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(1f) 120 001(00) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPEQQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7625, 542, 5839},
    /*   8 : VPCMPEQQ kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f3a.w1 1f /r 00  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(1f) 120 001(00) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPEQQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7636, 542, 5840},
    /*   9 : VPCMPEQQ kreg|mask,zmmreg,zmmrm512|b64 [rvmi:fv:  evex.nds.512.66.0f3a.w1 1f /r 00  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(1f) 120 001(00) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPEQQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7647, 543, 5841},
};

static const struct itemplate instrux_VPCMPGTB[10] = {
    /*   0 : VPCMPGTB xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 64 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(64) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCMPGTB, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60444, 432, 3425},
    /*   1 : VPCMPGTB xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 64 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(64) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCMPGTB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60451, 432, 3425},
    /*   2 : VPCMPGTB ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 64 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(64) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPCMPGTB, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63545, 466, 4114},
    /*   3 : VPCMPGTB ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 64 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(64) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPCMPGTB, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63552, 466, 4114},
    /*   4 : VPCMPGTB kreg|mask,xmmreg,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig 64 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(64) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPGTB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+37003, 554, 5820},
    /*   5 : VPCMPGTB kreg|mask,ymmreg,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig 64 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(64) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPGTB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+37012, 554, 5821},
    /*   6 : VPCMPGTB kreg|mask,zmmreg,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig 64 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(64) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPGTB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+37021, 555, 5822},
    /*   7 : VPCMPGTB kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w0 3f /r 06  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(3f) 120 001(06) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPGTB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8087, 548, 5881},
    /*   8 : VPCMPGTB kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w0 3f /r 06  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(3f) 120 001(06) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPGTB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8098, 548, 5882},
    /*   9 : VPCMPGTB kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w0 3f /r 06  ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(3f) 120 001(06) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPGTB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8109, 549, 5883},
};

static const struct itemplate instrux_VPCMPGTW[10] = {
    /*   0 : VPCMPGTW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 65 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(65) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCMPGTW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60458, 432, 3426},
    /*   1 : VPCMPGTW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 65 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(65) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCMPGTW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60465, 432, 3426},
    /*   2 : VPCMPGTW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 65 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(65) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPCMPGTW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63559, 466, 4115},
    /*   3 : VPCMPGTW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 65 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(65) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPCMPGTW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63566, 466, 4115},
    /*   4 : VPCMPGTW kreg|mask,xmmreg,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig 65 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(65) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPGTW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+37084, 554, 5829},
    /*   5 : VPCMPGTW kreg|mask,ymmreg,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig 65 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(65) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPGTW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+37093, 554, 5830},
    /*   6 : VPCMPGTW kreg|mask,zmmreg,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig 65 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(65) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPGTW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+37102, 555, 5831},
    /*   7 : VPCMPGTW kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w1 3f /r 06  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 08) 303 001(3f) 120 001(06) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPGTW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8318, 548, 5902},
    /*   8 : VPCMPGTW kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w1 3f /r 06  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 28) 303 001(3f) 120 001(06) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPGTW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8329, 548, 5903},
    /*   9 : VPCMPGTW kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w1 3f /r 06  ] AVX512BW,FUTURE */
        /* 241(f3 fd 48) 303 001(3f) 120 001(06) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPGTW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8340, 549, 5904},
};

static const struct itemplate instrux_VPCMPGTD[10] = {
    /*   0 : VPCMPGTD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 66 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(66) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCMPGTD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60472, 432, 3427},
    /*   1 : VPCMPGTD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 66 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(66) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCMPGTD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60479, 432, 3427},
    /*   2 : VPCMPGTD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 66 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(66) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPCMPGTD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63573, 466, 4116},
    /*   3 : VPCMPGTD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 66 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(66) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPCMPGTD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63580, 466, 4116},
    /*   4 : VPCMPGTD kreg|mask,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f.w0 66 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 08) 301 001(66) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPGTD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+37030, 542, 5823},
    /*   5 : VPCMPGTD kreg|mask,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f.w0 66 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 28) 301 001(66) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPGTD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+37039, 542, 5824},
    /*   6 : VPCMPGTD kreg|mask,zmmreg,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f.w0 66 /r       ] AVX512,FUTURE */
        /* 241(f1 7d 48) 301 001(66) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPGTD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+37048, 543, 5825},
    /*   7 : VPCMPGTD kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.66.0f3a.w0 1f /r 06  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(1f) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPGTD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8120, 542, 5884},
    /*   8 : VPCMPGTD kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.66.0f3a.w0 1f /r 06  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(1f) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPGTD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8131, 542, 5885},
    /*   9 : VPCMPGTD kreg|mask,zmmreg,zmmrm512|b32 [rvmi:fv:  evex.nds.512.66.0f3a.w0 1f /r 06  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(1f) 120 001(06) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPGTD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8142, 543, 5886},
};

static const struct itemplate instrux_VPCMPGTQ[10] = {
    /*   0 : VPCMPGTQ xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 37 /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(37) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCMPGTQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60486, 432, 3428},
    /*   1 : VPCMPGTQ xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 37 /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(37) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCMPGTQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60493, 432, 3428},
    /*   2 : VPCMPGTQ ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 37 /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(37) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPCMPGTQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63587, 466, 4117},
    /*   3 : VPCMPGTQ ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 37 /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(37) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPCMPGTQ, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63594, 466, 4117},
    /*   4 : VPCMPGTQ kreg|mask,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 37 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(37) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPGTQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+37057, 542, 5826},
    /*   5 : VPCMPGTQ kreg|mask,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 37 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(37) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPGTQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+37066, 542, 5827},
    /*   6 : VPCMPGTQ kreg|mask,zmmreg,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 37 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(37) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPGTQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+37075, 543, 5828},
    /*   7 : VPCMPGTQ kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f3a.w1 1f /r 06  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(1f) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPGTQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8153, 542, 5887},
    /*   8 : VPCMPGTQ kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f3a.w1 1f /r 06  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(1f) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPGTQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8164, 542, 5888},
    /*   9 : VPCMPGTQ kreg|mask,zmmreg,zmmrm512|b64 [rvmi:fv:  evex.nds.512.66.0f3a.w1 1f /r 06  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(1f) 120 001(06) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPGTQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8175, 543, 5889},
};

static const struct itemplate instrux_VPERMILPD[15] = {
    /*   0 : VPERMILPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38.w0 0d /r      ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(0d) 120 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPERMILPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60500, 440, 3429},
    /*   1 : VPERMILPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38.w0 0d /r      ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(0d) 110 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPERMILPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60507, 440, 3429},
    /*   2 : VPERMILPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38.w0 0d /r      ] AVX,SANDYBRIDGE */
        /* 261(002 005) 001(0d) 120 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPERMILPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60514, 440, 3430},
    /*   3 : VPERMILPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38.w0 0d /r      ] ND,AVX,SANDYBRIDGE */
        /* 260(002 005) 001(0d) 110 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPERMILPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60521, 440, 3430},
    /*   4 : VPERMILPD xmmreg,xmmrm128,imm8 [rmi:      vex.128.66.0f3a.w0 05 /r ib       ] AVX,SANDYBRIDGE */
        /* 270(003 001) 001(05) 110 022 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPERMILPD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52163, 440, 3431},
    /*   5 : VPERMILPD ymmreg,ymmrm256,imm8 [rmi:      vex.256.66.0f3a.w0 05 /r ib       ] AVX,SANDYBRIDGE */
        /* 270(003 005) 001(05) 110 022 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPERMILPD, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52171, 440, 3432},
    /*   6 : VPERMILPD xmmreg|mask|z,xmmrm128|b64,imm8 [rmi:fv:   evex.128.66.0f3a.w1 05 /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 fd 08) 301 001(05) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMILPD, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+19753, 542, 6114},
    /*   7 : VPERMILPD ymmreg|mask|z,ymmrm256|b64,imm8 [rmi:fv:   evex.256.66.0f3a.w1 05 /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 fd 28) 301 001(05) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMILPD, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+19763, 542, 6115},
    /*   8 : VPERMILPD zmmreg|mask|z,zmmrm512|b64,imm8 [rmi:fv:   evex.512.66.0f3a.w1 05 /r ib      ] AVX512,FUTURE */
        /* 250(f3 fd 48) 301 001(05) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMILPD, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+19773, 543, 6116},
    /*   9 : VPERMILPD xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 0d /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(0d) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMILPD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+37525, 542, 6117},
    /*  10 : VPERMILPD xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f38.w1 0d /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 08) 301 001(0d) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMILPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+37534, 542, 6117},
    /*  11 : VPERMILPD ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 0d /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(0d) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMILPD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+37543, 542, 6118},
    /*  12 : VPERMILPD ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f38.w1 0d /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 28) 301 001(0d) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMILPD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+37552, 542, 6118},
    /*  13 : VPERMILPD zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 0d /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(0d) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMILPD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+37561, 543, 6119},
    /*  14 : VPERMILPD zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f38.w1 0d /r     ] ND,AVX512,FUTURE */
        /* 240(f2 fd 48) 301 001(0d) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMILPD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+37570, 543, 6119},
};

static const struct itemplate instrux_VPERMILPS[15] = {
    /*   0 : VPERMILPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38.w0 0c /r      ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(0c) 120 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPERMILPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60528, 440, 3433},
    /*   1 : VPERMILPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38.w0 0c /r      ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(0c) 110 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPERMILPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60535, 440, 3433},
    /*   2 : VPERMILPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38.w0 0c /r      ] AVX,SANDYBRIDGE */
        /* 261(002 005) 001(0c) 120 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPERMILPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60542, 440, 3434},
    /*   3 : VPERMILPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38.w0 0c /r      ] ND,AVX,SANDYBRIDGE */
        /* 260(002 005) 001(0c) 110 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPERMILPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60549, 440, 3434},
    /*   4 : VPERMILPS xmmreg,xmmrm128,imm8 [rmi:      vex.128.66.0f3a.w0 04 /r ib       ] AVX,SANDYBRIDGE */
        /* 270(003 001) 001(04) 110 022 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPERMILPS, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52179, 440, 3435},
    /*   5 : VPERMILPS ymmreg,ymmrm256,imm8 [rmi:      vex.256.66.0f3a.w0 04 /r ib       ] AVX,SANDYBRIDGE */
        /* 270(003 005) 001(04) 110 022 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPERMILPS, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52187, 440, 3436},
    /*   6 : VPERMILPS xmmreg|mask|z,xmmrm128|b32,imm8 [rmi:fv:   evex.128.66.0f3a.w0 04 /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 7d 08) 301 001(04) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMILPS, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+19783, 542, 6120},
    /*   7 : VPERMILPS ymmreg|mask|z,ymmrm256|b32,imm8 [rmi:fv:   evex.256.66.0f3a.w0 04 /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 7d 28) 301 001(04) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMILPS, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+19793, 542, 6121},
    /*   8 : VPERMILPS zmmreg|mask|z,zmmrm512|b32,imm8 [rmi:fv:   evex.512.66.0f3a.w0 04 /r ib      ] AVX512,FUTURE */
        /* 250(f3 7d 48) 301 001(04) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMILPS, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+19803, 543, 6122},
    /*   9 : VPERMILPS xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 0c /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(0c) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMILPS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+37579, 542, 6123},
    /*  10 : VPERMILPS xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f38.w0 0c /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 08) 301 001(0c) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMILPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+37588, 542, 6123},
    /*  11 : VPERMILPS ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 0c /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(0c) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMILPS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+37597, 542, 6124},
    /*  12 : VPERMILPS ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f38.w0 0c /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 28) 301 001(0c) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMILPS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+37606, 542, 6124},
    /*  13 : VPERMILPS zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f38.w0 0c /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(0c) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMILPS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+37615, 543, 6125},
    /*  14 : VPERMILPS zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f38.w0 0c /r     ] ND,AVX512,FUTURE */
        /* 240(f2 7d 48) 301 001(0c) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMILPS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+37624, 543, 6125},
};

static const struct itemplate instrux_VPERM2F128[2] = {
    /*   0 : VPERM2F128 ymmreg,ymmreg*,ymmrm256,imm8 [rvmi:     vex.nds.256.66.0f3a.w0 06 /r ib   ] AVX,SANDYBRIDGE */
        /* 261(003 005) 001(06) 120 023 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPERM2F128, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52195, 440, 3437},
    /*   1 : VPERM2F128 ymmreg,ymmrm256,imm8 [r+vmi:     vex.nds.256.66.0f3a.w0 06 /r ib   ] ND,AVX,SANDYBRIDGE */
        /* 260(003 005) 001(06) 110 022 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPERM2F128, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52203, 440, 3437},
};

static const struct itemplate instrux_VPEXTRB[8] = {
    /*   0 : VPEXTRB reg64,xmmreg,imm8 [mri:      vex.128.66.0f3a.w0 14 /r ib       ] LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 270(003 001) 001(14) 101 022 : NOAPX,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VPEXTRB, 3, {REG_GPR|BITS64|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52211, 455, 3438},
    /*   1 : VPEXTRB reg32,xmmreg,imm8 [mri:      vex.128.66.0f3a.w0 14 /r ib       ] AVX,SANDYBRIDGE */
        /* 270(003 001) 001(14) 101 022 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPEXTRB, 3, {REG_GPR|BITS32|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52211, 440, 3439},
    /*   2 : VPEXTRB mem8,xmmreg,imm8 [mri:      vex.128.66.0f3a.w0 14 /r ib       ] AVX,SANDYBRIDGE */
        /* 270(003 001) 001(14) 101 022 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPEXTRB, 3, {MEMORY|BITS8|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52211, 440, 3440},
    /*   3 : VPEXTRB reg8,xmmreg,imm8 [mri:t1s8: evex.128.66.0f3a.wig 14 /r ib     ] AVX512BW,FUTURE */
        /* 250(f3 7d 08) 304 001(14) 101 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPEXTRB, 3, {REG_GPR|BITS8,XMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+19853, 555, 6169},
    /*   4 : VPEXTRB reg16,xmmreg,imm8 [mri:t1s8: evex.128.66.0f3a.wig 14 /r ib     ] AVX512BW,FUTURE */
        /* 250(f3 7d 08) 304 001(14) 101 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPEXTRB, 3, {REG_GPR|BITS16,XMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+19853, 555, 6170},
    /*   5 : VPEXTRB reg32,xmmreg,imm8 [mri:t1s8: evex.128.66.0f3a.wig 14 /r ib     ] AVX512BW,FUTURE */
        /* 250(f3 7d 08) 304 001(14) 101 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPEXTRB, 3, {REG_GPR|BITS32,XMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+19853, 555, 6171},
    /*   6 : VPEXTRB reg64,xmmreg,imm8 [mri:t1s8: evex.128.66.0f3a.wig 14 /r ib     ] AVX512BW,FUTURE */
        /* 250(f3 7d 08) 304 001(14) 101 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPEXTRB, 3, {REG_GPR|BITS64,XMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+19853, 555, 6172},
    /*   7 : VPEXTRB mem8,xmmreg,imm8 [mri:t1s8: evex.128.66.0f3a.wig 14 /r ib     ] AVX512BW,FUTURE */
        /* 250(f3 7d 08) 304 001(14) 101 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPEXTRB, 3, {MEMORY|BITS8,XMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+19853, 555, 6173},
};

static const struct itemplate instrux_VPEXTRW[12] = {
    /*   0 : VPEXTRW reg64,xmmreg,imm8 [rmi:      vex.128.66.0f.w0 c5 /r ib         ] LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 270(001 001) 001(c5) 110 022 : NOAPX,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VPEXTRW, 3, {REG_GPR|BITS64|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52219, 455, 3441},
    /*   1 : VPEXTRW reg32,xmmreg,imm8 [rmi:      vex.128.66.0f.w0 c5 /r ib         ] AVX,SANDYBRIDGE */
        /* 270(001 001) 001(c5) 110 022 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPEXTRW, 3, {REG_GPR|BITS32|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52219, 440, 3442},
    /*   2 : VPEXTRW reg64,xmmreg,imm8 [mri:      vex.128.66.0f3a.w0 15 /r ib       ] LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 270(003 001) 001(15) 101 022 : NOAPX,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VPEXTRW, 3, {REG_GPR|BITS64|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52227, 455, 3443},
    /*   3 : VPEXTRW reg32,xmmreg,imm8 [mri:      vex.128.66.0f3a.w0 15 /r ib       ] AVX,SANDYBRIDGE */
        /* 270(003 001) 001(15) 101 022 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPEXTRW, 3, {REG_GPR|BITS32|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52227, 440, 3444},
    /*   4 : VPEXTRW mem16,xmmreg,imm8 [mri:      vex.128.66.0f3a.w0 15 /r ib       ] AVX,SANDYBRIDGE */
        /* 270(003 001) 001(15) 101 022 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPEXTRW, 3, {MEMORY|BITS16|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52227, 440, 3445},
    /*   5 : VPEXTRW reg16,xmmreg,imm8 [mri:t1s16:evex.128.66.0f3a.wig 15 /r ib     ] AVX512BW,FUTURE */
        /* 250(f3 7d 08) 305 001(15) 101 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPEXTRW, 3, {REG_GPR|BITS16,XMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+19883, 555, 6176},
    /*   6 : VPEXTRW reg32,xmmreg,imm8 [mri:t1s16:evex.128.66.0f3a.wig 15 /r ib     ] AVX512BW,FUTURE */
        /* 250(f3 7d 08) 305 001(15) 101 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPEXTRW, 3, {REG_GPR|BITS32,XMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+19883, 555, 6177},
    /*   7 : VPEXTRW reg64,xmmreg,imm8 [mri:t1s16:evex.128.66.0f3a.wig 15 /r ib     ] AVX512BW,FUTURE */
        /* 250(f3 7d 08) 305 001(15) 101 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPEXTRW, 3, {REG_GPR|BITS64,XMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+19883, 555, 6178},
    /*   8 : VPEXTRW mem16,xmmreg,imm8 [mri:t1s16:evex.128.66.0f3a.wig 15 /r ib     ] AVX512BW,FUTURE */
        /* 250(f3 7d 08) 305 001(15) 101 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPEXTRW, 3, {MEMORY|BITS16,XMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+19883, 555, 6179},
    /*   9 : VPEXTRW reg16,xmmreg,imm8 [rmi:      evex.128.66.0f.wig c5 /r ib       ] AVX512BW,FUTURE */
        /* 250(f1 7d 08) 300 001(c5) 110 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPEXTRW, 3, {REG_GPR|BITS16,XMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+19893, 555, 6180},
    /*  10 : VPEXTRW reg32,xmmreg,imm8 [rmi:      evex.128.66.0f.wig c5 /r ib       ] AVX512BW,FUTURE */
        /* 250(f1 7d 08) 300 001(c5) 110 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPEXTRW, 3, {REG_GPR|BITS32,XMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+19893, 555, 6181},
    /*  11 : VPEXTRW reg64,xmmreg,imm8 [rmi:      evex.128.66.0f.wig c5 /r ib       ] AVX512BW,FUTURE */
        /* 250(f1 7d 08) 300 001(c5) 110 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPEXTRW, 3, {REG_GPR|BITS64,XMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+19893, 555, 6182},
};

static const struct itemplate instrux_VPEXTRD[3] = {
    /*   0 : VPEXTRD reg64,xmmreg,imm8 [mri:      vex.128.66.0f3a.w0 16 /r ib       ] LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 270(003 001) 001(16) 101 022 : NOAPX,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VPEXTRD, 3, {REG_GPR|BITS64|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52235, 455, 3446},
    /*   1 : VPEXTRD rm32,xmmreg,imm8 [mri:      vex.128.66.0f3a.w0 16 /r ib       ] AVX,SANDYBRIDGE */
        /* 270(003 001) 001(16) 101 022 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPEXTRD, 3, {RM_GPR|BITS32|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52235, 440, 3447},
    /*   2 : VPEXTRD rm32,xmmreg,imm8 [mri:t1s:  evex.128.66.0f3a.w0 16 /r ib      ] AVX512DQ,FUTURE */
        /* 250(f3 7d 08) 306 001(16) 101 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VPEXTRD, 3, {RM_GPR|BITS32,XMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+19863, 546, 6174},
};

static const struct itemplate instrux_VPEXTRQ[2] = {
    /*   0 : VPEXTRQ rm64,xmmreg,imm8 [mri:      vex.128.66.0f3a.w1 16 /r ib       ] LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 270(003 201) 001(16) 101 022 : NOAPX,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VPEXTRQ, 3, {RM_GPR|BITS64|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52243, 455, 3448},
    /*   1 : VPEXTRQ rm64,xmmreg,imm8 [mri:t1s:  evex.128.66.0f3a.w1 16 /r ib      ] AVX512DQ,FUTURE */
        /* 250(f3 fd 08) 306 001(16) 101 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VPEXTRQ, 3, {RM_GPR|BITS64,XMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+19873, 546, 6175},
};

static const struct itemplate instrux_VPHADDW[4] = {
    /*   0 : VPHADDW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 01 /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(01) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPHADDW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60556, 432, 3449},
    /*   1 : VPHADDW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 01 /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(01) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPHADDW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60563, 432, 3449},
    /*   2 : VPHADDW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 01 /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(01) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPHADDW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63601, 466, 4118},
    /*   3 : VPHADDW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 01 /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(01) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPHADDW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63608, 466, 4118},
};

static const struct itemplate instrux_VPHADDD[4] = {
    /*   0 : VPHADDD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 02 /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(02) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPHADDD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60570, 432, 3450},
    /*   1 : VPHADDD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 02 /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(02) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPHADDD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60577, 432, 3450},
    /*   2 : VPHADDD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 02 /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(02) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPHADDD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63615, 466, 4119},
    /*   3 : VPHADDD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 02 /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(02) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPHADDD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63622, 466, 4119},
};

static const struct itemplate instrux_VPHADDSW[4] = {
    /*   0 : VPHADDSW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 03 /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(03) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPHADDSW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60584, 432, 3451},
    /*   1 : VPHADDSW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 03 /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(03) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPHADDSW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60591, 432, 3451},
    /*   2 : VPHADDSW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 03 /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(03) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPHADDSW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63629, 466, 4120},
    /*   3 : VPHADDSW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 03 /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(03) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPHADDSW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63636, 466, 4120},
};

static const struct itemplate instrux_VPHMINPOSUW[1] = {
    /*   0 : VPHMINPOSUW xmmreg,xmmrm128 [rm:       vex.128.66.0f38 41 /r             ] AVX,SANDYBRIDGE */
        /* 270(002 001) 001(41) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPHMINPOSUW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60598, 432, 3452},
};

static const struct itemplate instrux_VPHSUBW[4] = {
    /*   0 : VPHSUBW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 05 /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(05) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPHSUBW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60605, 432, 3453},
    /*   1 : VPHSUBW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 05 /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(05) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPHSUBW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60612, 432, 3453},
    /*   2 : VPHSUBW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 05 /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(05) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPHSUBW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63643, 466, 4121},
    /*   3 : VPHSUBW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 05 /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(05) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPHSUBW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63650, 466, 4121},
};

static const struct itemplate instrux_VPHSUBD[4] = {
    /*   0 : VPHSUBD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 06 /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(06) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPHSUBD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60619, 432, 3454},
    /*   1 : VPHSUBD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 06 /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(06) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPHSUBD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60626, 432, 3454},
    /*   2 : VPHSUBD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 06 /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(06) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPHSUBD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63657, 466, 4122},
    /*   3 : VPHSUBD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 06 /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(06) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPHSUBD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63664, 466, 4122},
};

static const struct itemplate instrux_VPHSUBSW[4] = {
    /*   0 : VPHSUBSW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 07 /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(07) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPHSUBSW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60633, 432, 3455},
    /*   1 : VPHSUBSW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 07 /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(07) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPHSUBSW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60640, 432, 3455},
    /*   2 : VPHSUBSW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 07 /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(07) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPHSUBSW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63671, 466, 4123},
    /*   3 : VPHSUBSW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 07 /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(07) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPHSUBSW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63678, 466, 4123},
};

static const struct itemplate instrux_VPINSRB[10] = {
    /*   0 : VPINSRB xmmreg,xmmreg*,mem8,imm8 [rvmi:     vex.nds.128.66.0f3a 20 /r ib      ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(20) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPINSRB, 4, {XMMREG|RN_L16,XMMREG|RN_L16,MEMORY|BITS8|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52251, 432, 3456},
    /*   1 : VPINSRB xmmreg,mem8,imm8 [r+vmi:     vex.nds.128.66.0f3a 20 /r ib      ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(20) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPINSRB, 3, {XMMREG|RN_L16,MEMORY|BITS8|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52259, 432, 3456},
    /*   2 : VPINSRB xmmreg,xmmreg*,rm8,imm8 [rvmi:     vex.nds.128.66.0f3a 20 /r ib      ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(20) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPINSRB, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_GPR|BITS8|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52251, 432, 3457},
    /*   3 : VPINSRB xmmreg,rm8,imm8 [r+vmi:     vex.nds.128.66.0f3a 20 /r ib      ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(20) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPINSRB, 3, {XMMREG|RN_L16,RM_GPR|BITS8|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52259, 432, 3457},
    /*   4 : VPINSRB xmmreg,xmmreg*,reg32,imm8 [rvmi:     vex.nds.128.66.0f3a 20 /r ib      ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(20) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPINSRB, 4, {XMMREG|RN_L16,XMMREG|RN_L16,REG_GPR|BITS32|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52251, 432, 3458},
    /*   5 : VPINSRB xmmreg,reg32,imm8 [r+vmi:     vex.nds.128.66.0f3a 20 /r ib      ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(20) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPINSRB, 3, {XMMREG|RN_L16,REG_GPR|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52259, 432, 3458},
    /*   6 : VPINSRB xmmreg,xmmreg*,reg32,imm8 [rvmi:t1s8:evex.nds.128.66.0f3a.wig 20 /r ib ] AVX512BW,FUTURE */
        /* 241(f3 7d 08) 304 001(20) 120 023 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPINSRB, 4, {XMMREG,XMMREG,REG_GPR|BITS32,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+20023, 555, 6195},
    /*   7 : VPINSRB xmmreg,reg32,imm8 [r+vmi:t1s8:evex.nds.128.66.0f3a.wig 20 /r ib ] ND,AVX512BW,FUTURE */
        /* 240(f3 7d 08) 304 001(20) 110 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPINSRB, 3, {XMMREG,REG_GPR|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+20033, 555, 6195},
    /*   8 : VPINSRB xmmreg,xmmreg*,mem8,imm8 [rvmi:t1s8:evex.nds.128.66.0f3a.wig 20 /r ib ] AVX512BW,FUTURE */
        /* 241(f3 7d 08) 304 001(20) 120 023 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPINSRB, 4, {XMMREG,XMMREG,MEMORY|BITS8,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+20023, 555, 6196},
    /*   9 : VPINSRB xmmreg,mem8,imm8 [r+vmi:t1s8:evex.nds.128.66.0f3a.wig 20 /r ib ] ND,AVX512BW,FUTURE */
        /* 240(f3 7d 08) 304 001(20) 110 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPINSRB, 3, {XMMREG,MEMORY|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+20033, 555, 6196},
};

static const struct itemplate instrux_VPINSRW[10] = {
    /*   0 : VPINSRW xmmreg,xmmreg*,mem16,imm8 [rvmi:     vex.nds.128.66.0f c4 /r ib        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c4) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPINSRW, 4, {XMMREG|RN_L16,XMMREG|RN_L16,MEMORY|BITS16|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52267, 432, 3459},
    /*   1 : VPINSRW xmmreg,mem16,imm8 [r+vmi:     vex.nds.128.66.0f c4 /r ib        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c4) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPINSRW, 3, {XMMREG|RN_L16,MEMORY|BITS16|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52275, 432, 3459},
    /*   2 : VPINSRW xmmreg,xmmreg*,rm16,imm8 [rvmi:     vex.nds.128.66.0f c4 /r ib        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c4) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPINSRW, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_GPR|BITS16|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52267, 432, 3460},
    /*   3 : VPINSRW xmmreg,rm16,imm8 [r+vmi:     vex.nds.128.66.0f c4 /r ib        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c4) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPINSRW, 3, {XMMREG|RN_L16,RM_GPR|BITS16|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52275, 432, 3460},
    /*   4 : VPINSRW xmmreg,xmmreg*,reg32,imm8 [rvmi:     vex.nds.128.66.0f c4 /r ib        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c4) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPINSRW, 4, {XMMREG|RN_L16,XMMREG|RN_L16,REG_GPR|BITS32|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52267, 432, 3461},
    /*   5 : VPINSRW xmmreg,reg32,imm8 [r+vmi:     vex.nds.128.66.0f c4 /r ib        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c4) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPINSRW, 3, {XMMREG|RN_L16,REG_GPR|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52275, 432, 3461},
    /*   6 : VPINSRW xmmreg,xmmreg*,reg32,imm8 [rvmi:t1s16:evex.nds.128.66.0f.wig c4 /r ib   ] AVX512BW,FUTURE */
        /* 241(f1 7d 08) 305 001(c4) 120 023 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPINSRW, 4, {XMMREG,XMMREG,REG_GPR|BITS32,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+20083, 555, 6199},
    /*   7 : VPINSRW xmmreg,reg32,imm8 [r+vmi:t1s16:evex.nds.128.66.0f.wig c4 /r ib   ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 305 001(c4) 110 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPINSRW, 3, {XMMREG,REG_GPR|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+20093, 555, 6199},
    /*   8 : VPINSRW xmmreg,xmmreg*,mem16,imm8 [rvmi:t1s16:evex.nds.128.66.0f.wig c4 /r ib   ] AVX512BW,FUTURE */
        /* 241(f1 7d 08) 305 001(c4) 120 023 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPINSRW, 4, {XMMREG,XMMREG,MEMORY|BITS16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+20083, 555, 6200},
    /*   9 : VPINSRW xmmreg,mem16,imm8 [r+vmi:t1s16:evex.nds.128.66.0f.wig c4 /r ib   ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 305 001(c4) 110 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPINSRW, 3, {XMMREG,MEMORY|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+20093, 555, 6200},
};

static const struct itemplate instrux_VPINSRD[6] = {
    /*   0 : VPINSRD xmmreg,xmmreg*,mem32,imm8 [rvmi:     vex.nds.128.66.0f3a.w0 22 /r ib   ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(22) 120 023 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPINSRD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,MEMORY|BITS32|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52283, 440, 3462},
    /*   1 : VPINSRD xmmreg,mem32,imm8 [r+vmi:     vex.nds.128.66.0f3a.w0 22 /r ib   ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(22) 110 022 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPINSRD, 3, {XMMREG|RN_L16,MEMORY|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52291, 440, 3462},
    /*   2 : VPINSRD xmmreg,xmmreg*,rm32,imm8 [rvmi:     vex.nds.128.66.0f3a.w0 22 /r ib   ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(22) 120 023 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPINSRD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_GPR|BITS32|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52283, 440, 3463},
    /*   3 : VPINSRD xmmreg,rm32,imm8 [r+vmi:     vex.nds.128.66.0f3a.w0 22 /r ib   ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(22) 110 022 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VPINSRD, 3, {XMMREG|RN_L16,RM_GPR|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52291, 440, 3463},
    /*   4 : VPINSRD xmmreg,xmmreg*,rm32,imm8 [rvmi:t1s: evex.nds.128.66.0f3a.w0 22 /r ib  ] AVX512DQ,FUTURE */
        /* 241(f3 7d 08) 306 001(22) 120 023 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VPINSRD, 4, {XMMREG,XMMREG,RM_GPR|BITS32,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+20043, 546, 6197},
    /*   5 : VPINSRD xmmreg,rm32,imm8 [r+vmi:t1s: evex.nds.128.66.0f3a.w0 22 /r ib  ] ND,AVX512DQ,FUTURE */
        /* 240(f3 7d 08) 306 001(22) 110 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VPINSRD, 3, {XMMREG,RM_GPR|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+20053, 546, 6197},
};

static const struct itemplate instrux_VPINSRQ[6] = {
    /*   0 : VPINSRQ xmmreg,xmmreg*,mem64,imm8 [rvmi:     vex.nds.128.66.0f3a.w1 22 /r ib   ] LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 261(003 201) 001(22) 120 023 : NOAPX,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VPINSRQ, 4, {XMMREG|RN_L16,XMMREG|RN_L16,MEMORY|BITS64|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52299, 455, 3464},
    /*   1 : VPINSRQ xmmreg,mem64,imm8 [r+vmi:     vex.nds.128.66.0f3a.w1 22 /r ib   ] ND,LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 260(003 201) 001(22) 110 022 : NOAPX,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VPINSRQ, 3, {XMMREG|RN_L16,MEMORY|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52307, 455, 3464},
    /*   2 : VPINSRQ xmmreg,xmmreg*,rm64,imm8 [rvmi:     vex.nds.128.66.0f3a.w1 22 /r ib   ] LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 261(003 201) 001(22) 120 023 : NOAPX,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VPINSRQ, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_GPR|BITS64|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52299, 455, 3465},
    /*   3 : VPINSRQ xmmreg,rm64,imm8 [r+vmi:     vex.nds.128.66.0f3a.w1 22 /r ib   ] ND,LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 260(003 201) 001(22) 110 022 : NOAPX,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VPINSRQ, 3, {XMMREG|RN_L16,RM_GPR|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52307, 455, 3465},
    /*   4 : VPINSRQ xmmreg,xmmreg*,rm64,imm8 [rvmi:t1s: evex.nds.128.66.0f3a.w1 22 /r ib  ] AVX512DQ,FUTURE */
        /* 241(f3 fd 08) 306 001(22) 120 023 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VPINSRQ, 4, {XMMREG,XMMREG,RM_GPR|BITS64,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+20063, 546, 6198},
    /*   5 : VPINSRQ xmmreg,rm64,imm8 [r+vmi:t1s: evex.nds.128.66.0f3a.w1 22 /r ib  ] ND,AVX512DQ,FUTURE */
        /* 240(f3 fd 08) 306 001(22) 110 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VPINSRQ, 3, {XMMREG,RM_GPR|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+20073, 546, 6198},
};

static const struct itemplate instrux_VPMADDWD[10] = {
    /*   0 : VPMADDWD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f f5 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(f5) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMADDWD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60647, 432, 3466},
    /*   1 : VPMADDWD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f f5 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(f5) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMADDWD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60654, 432, 3466},
    /*   2 : VPMADDWD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f f5 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(f5) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMADDWD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63699, 466, 4125},
    /*   3 : VPMADDWD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f f5 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(f5) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMADDWD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63706, 466, 4125},
    /*   4 : VPMADDWD xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig f5 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(f5) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMADDWD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38173, 554, 6216},
    /*   5 : VPMADDWD xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig f5 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(f5) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMADDWD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38182, 554, 6216},
    /*   6 : VPMADDWD ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig f5 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(f5) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMADDWD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38191, 554, 6217},
    /*   7 : VPMADDWD ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig f5 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(f5) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMADDWD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38200, 554, 6217},
    /*   8 : VPMADDWD zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig f5 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(f5) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMADDWD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38209, 555, 6218},
    /*   9 : VPMADDWD zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig f5 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(f5) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMADDWD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38218, 555, 6218},
};

static const struct itemplate instrux_VPMADDUBSW[10] = {
    /*   0 : VPMADDUBSW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 04 /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(04) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMADDUBSW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60661, 432, 3467},
    /*   1 : VPMADDUBSW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 04 /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(04) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMADDUBSW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60668, 432, 3467},
    /*   2 : VPMADDUBSW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 04 /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(04) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMADDUBSW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63685, 466, 4124},
    /*   3 : VPMADDUBSW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 04 /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(04) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMADDUBSW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63692, 466, 4124},
    /*   4 : VPMADDUBSW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.wig 04 /r    ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7d 08) 303 001(04) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMADDUBSW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38119, 554, 6213},
    /*   5 : VPMADDUBSW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f38.wig 04 /r    ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 7d 08) 303 001(04) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMADDUBSW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38128, 554, 6213},
    /*   6 : VPMADDUBSW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.wig 04 /r    ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7d 28) 303 001(04) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMADDUBSW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38137, 554, 6214},
    /*   7 : VPMADDUBSW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f38.wig 04 /r    ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 7d 28) 303 001(04) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMADDUBSW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38146, 554, 6214},
    /*   8 : VPMADDUBSW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.wig 04 /r    ] AVX512BW,FUTURE */
        /* 241(f2 7d 48) 303 001(04) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMADDUBSW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38155, 555, 6215},
    /*   9 : VPMADDUBSW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f38.wig 04 /r    ] ND,AVX512BW,FUTURE */
        /* 240(f2 7d 48) 303 001(04) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMADDUBSW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38164, 555, 6215},
};

static const struct itemplate instrux_VPMAXSB[10] = {
    /*   0 : VPMAXSB xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 3c /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(3c) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMAXSB, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60675, 432, 3468},
    /*   1 : VPMAXSB xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 3c /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(3c) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMAXSB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60682, 432, 3468},
    /*   2 : VPMAXSB ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 3c /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(3c) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMAXSB, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63713, 466, 4126},
    /*   3 : VPMAXSB ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 3c /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(3c) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMAXSB, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63720, 466, 4126},
    /*   4 : VPMAXSB xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.wig 3c /r    ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7d 08) 303 001(3c) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMAXSB, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38227, 554, 6219},
    /*   5 : VPMAXSB xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f38.wig 3c /r    ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 7d 08) 303 001(3c) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMAXSB, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38236, 554, 6219},
    /*   6 : VPMAXSB ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.wig 3c /r    ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7d 28) 303 001(3c) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMAXSB, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38245, 554, 6220},
    /*   7 : VPMAXSB ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f38.wig 3c /r    ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 7d 28) 303 001(3c) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMAXSB, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38254, 554, 6220},
    /*   8 : VPMAXSB zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.wig 3c /r    ] AVX512BW,FUTURE */
        /* 241(f2 7d 48) 303 001(3c) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMAXSB, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38263, 555, 6221},
    /*   9 : VPMAXSB zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f38.wig 3c /r    ] ND,AVX512BW,FUTURE */
        /* 240(f2 7d 48) 303 001(3c) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMAXSB, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38272, 555, 6221},
};

static const struct itemplate instrux_VPMAXSW[10] = {
    /*   0 : VPMAXSW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f ee /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(ee) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMAXSW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60689, 432, 3469},
    /*   1 : VPMAXSW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f ee /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(ee) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMAXSW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60696, 432, 3469},
    /*   2 : VPMAXSW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f ee /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(ee) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMAXSW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63727, 466, 4127},
    /*   3 : VPMAXSW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f ee /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(ee) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMAXSW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63734, 466, 4127},
    /*   4 : VPMAXSW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig ee /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(ee) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMAXSW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38389, 554, 6228},
    /*   5 : VPMAXSW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig ee /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(ee) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMAXSW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38398, 554, 6228},
    /*   6 : VPMAXSW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig ee /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(ee) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMAXSW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38407, 554, 6229},
    /*   7 : VPMAXSW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig ee /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(ee) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMAXSW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38416, 554, 6229},
    /*   8 : VPMAXSW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig ee /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(ee) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMAXSW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38425, 555, 6230},
    /*   9 : VPMAXSW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig ee /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(ee) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMAXSW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38434, 555, 6230},
};

static const struct itemplate instrux_VPMAXSD[10] = {
    /*   0 : VPMAXSD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 3d /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(3d) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMAXSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60703, 432, 3470},
    /*   1 : VPMAXSD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 3d /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(3d) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMAXSD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60710, 432, 3470},
    /*   2 : VPMAXSD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 3d /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(3d) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMAXSD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63741, 466, 4128},
    /*   3 : VPMAXSD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 3d /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(3d) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMAXSD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63748, 466, 4128},
    /*   4 : VPMAXSD xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 3d /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(3d) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMAXSD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+38281, 542, 6222},
    /*   5 : VPMAXSD xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f38.w0 3d /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 08) 301 001(3d) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMAXSD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+38290, 542, 6222},
    /*   6 : VPMAXSD ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 3d /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(3d) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMAXSD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+38299, 542, 6223},
    /*   7 : VPMAXSD ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f38.w0 3d /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 28) 301 001(3d) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMAXSD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+38308, 542, 6223},
    /*   8 : VPMAXSD zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f38.w0 3d /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(3d) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMAXSD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+38317, 543, 6224},
    /*   9 : VPMAXSD zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f38.w0 3d /r     ] ND,AVX512,FUTURE */
        /* 240(f2 7d 48) 301 001(3d) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMAXSD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+38326, 543, 6224},
};

static const struct itemplate instrux_VPMAXUB[10] = {
    /*   0 : VPMAXUB xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f de /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(de) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMAXUB, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60717, 432, 3471},
    /*   1 : VPMAXUB xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f de /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(de) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMAXUB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60724, 432, 3471},
    /*   2 : VPMAXUB ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f de /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(de) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMAXUB, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63755, 466, 4129},
    /*   3 : VPMAXUB ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f de /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(de) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMAXUB, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63762, 466, 4129},
    /*   4 : VPMAXUB xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig de /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(de) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMAXUB, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38443, 554, 6231},
    /*   5 : VPMAXUB xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig de /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(de) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMAXUB, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38452, 554, 6231},
    /*   6 : VPMAXUB ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig de /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(de) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMAXUB, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38461, 554, 6232},
    /*   7 : VPMAXUB ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig de /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(de) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMAXUB, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38470, 554, 6232},
    /*   8 : VPMAXUB zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig de /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(de) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMAXUB, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38479, 555, 6233},
    /*   9 : VPMAXUB zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig de /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(de) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMAXUB, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38488, 555, 6233},
};

static const struct itemplate instrux_VPMAXUW[10] = {
    /*   0 : VPMAXUW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 3e /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(3e) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMAXUW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60731, 432, 3472},
    /*   1 : VPMAXUW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 3e /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(3e) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMAXUW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60738, 432, 3472},
    /*   2 : VPMAXUW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 3e /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(3e) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMAXUW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63769, 466, 4130},
    /*   3 : VPMAXUW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 3e /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(3e) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMAXUW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63776, 466, 4130},
    /*   4 : VPMAXUW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.wig 3e /r    ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7d 08) 303 001(3e) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMAXUW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38605, 554, 6240},
    /*   5 : VPMAXUW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f38.wig 3e /r    ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 7d 08) 303 001(3e) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMAXUW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38614, 554, 6240},
    /*   6 : VPMAXUW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.wig 3e /r    ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7d 28) 303 001(3e) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMAXUW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38623, 554, 6241},
    /*   7 : VPMAXUW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f38.wig 3e /r    ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 7d 28) 303 001(3e) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMAXUW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38632, 554, 6241},
    /*   8 : VPMAXUW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.wig 3e /r    ] AVX512BW,FUTURE */
        /* 241(f2 7d 48) 303 001(3e) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMAXUW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38641, 555, 6242},
    /*   9 : VPMAXUW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f38.wig 3e /r    ] ND,AVX512BW,FUTURE */
        /* 240(f2 7d 48) 303 001(3e) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMAXUW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38650, 555, 6242},
};

static const struct itemplate instrux_VPMAXUD[10] = {
    /*   0 : VPMAXUD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 3f /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(3f) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMAXUD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60745, 432, 3473},
    /*   1 : VPMAXUD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 3f /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(3f) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMAXUD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60752, 432, 3473},
    /*   2 : VPMAXUD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 3f /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(3f) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMAXUD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63783, 466, 4131},
    /*   3 : VPMAXUD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 3f /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(3f) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMAXUD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63790, 466, 4131},
    /*   4 : VPMAXUD xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 3f /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(3f) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMAXUD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+38497, 542, 6234},
    /*   5 : VPMAXUD xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f38.w0 3f /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 08) 301 001(3f) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMAXUD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+38506, 542, 6234},
    /*   6 : VPMAXUD ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 3f /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(3f) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMAXUD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+38515, 542, 6235},
    /*   7 : VPMAXUD ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f38.w0 3f /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 28) 301 001(3f) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMAXUD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+38524, 542, 6235},
    /*   8 : VPMAXUD zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f38.w0 3f /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(3f) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMAXUD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+38533, 543, 6236},
    /*   9 : VPMAXUD zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f38.w0 3f /r     ] ND,AVX512,FUTURE */
        /* 240(f2 7d 48) 301 001(3f) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMAXUD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+38542, 543, 6236},
};

static const struct itemplate instrux_VPMINSB[10] = {
    /*   0 : VPMINSB xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 38 /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(38) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMINSB, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60759, 432, 3474},
    /*   1 : VPMINSB xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 38 /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(38) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMINSB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60766, 432, 3474},
    /*   2 : VPMINSB ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 38 /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(38) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMINSB, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63797, 466, 4132},
    /*   3 : VPMINSB ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 38 /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(38) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMINSB, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63804, 466, 4132},
    /*   4 : VPMINSB xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.wig 38 /r    ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7d 08) 303 001(38) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMINSB, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38659, 554, 6243},
    /*   5 : VPMINSB xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f38.wig 38 /r    ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 7d 08) 303 001(38) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMINSB, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38668, 554, 6243},
    /*   6 : VPMINSB ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.wig 38 /r    ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7d 28) 303 001(38) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMINSB, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38677, 554, 6244},
    /*   7 : VPMINSB ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f38.wig 38 /r    ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 7d 28) 303 001(38) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMINSB, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38686, 554, 6244},
    /*   8 : VPMINSB zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.wig 38 /r    ] AVX512BW,FUTURE */
        /* 241(f2 7d 48) 303 001(38) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMINSB, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38695, 555, 6245},
    /*   9 : VPMINSB zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f38.wig 38 /r    ] ND,AVX512BW,FUTURE */
        /* 240(f2 7d 48) 303 001(38) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMINSB, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38704, 555, 6245},
};

static const struct itemplate instrux_VPMINSW[10] = {
    /*   0 : VPMINSW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f ea /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(ea) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMINSW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60773, 432, 3475},
    /*   1 : VPMINSW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f ea /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(ea) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMINSW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60780, 432, 3475},
    /*   2 : VPMINSW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f ea /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(ea) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMINSW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63811, 466, 4133},
    /*   3 : VPMINSW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f ea /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(ea) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMINSW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63818, 466, 4133},
    /*   4 : VPMINSW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig ea /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(ea) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMINSW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38821, 554, 6252},
    /*   5 : VPMINSW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig ea /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(ea) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMINSW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38830, 554, 6252},
    /*   6 : VPMINSW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig ea /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(ea) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMINSW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38839, 554, 6253},
    /*   7 : VPMINSW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig ea /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(ea) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMINSW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38848, 554, 6253},
    /*   8 : VPMINSW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig ea /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(ea) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMINSW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38857, 555, 6254},
    /*   9 : VPMINSW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig ea /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(ea) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMINSW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38866, 555, 6254},
};

static const struct itemplate instrux_VPMINSD[10] = {
    /*   0 : VPMINSD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 39 /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(39) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMINSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60787, 432, 3476},
    /*   1 : VPMINSD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 39 /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(39) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMINSD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60794, 432, 3476},
    /*   2 : VPMINSD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 39 /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(39) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMINSD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63825, 466, 4134},
    /*   3 : VPMINSD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 39 /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(39) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMINSD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63832, 466, 4134},
    /*   4 : VPMINSD xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 39 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(39) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMINSD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+38713, 542, 6246},
    /*   5 : VPMINSD xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f38.w0 39 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 08) 301 001(39) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMINSD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+38722, 542, 6246},
    /*   6 : VPMINSD ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 39 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(39) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMINSD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+38731, 542, 6247},
    /*   7 : VPMINSD ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f38.w0 39 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 28) 301 001(39) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMINSD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+38740, 542, 6247},
    /*   8 : VPMINSD zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f38.w0 39 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(39) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMINSD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+38749, 543, 6248},
    /*   9 : VPMINSD zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f38.w0 39 /r     ] ND,AVX512,FUTURE */
        /* 240(f2 7d 48) 301 001(39) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMINSD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+38758, 543, 6248},
};

static const struct itemplate instrux_VPMINUB[10] = {
    /*   0 : VPMINUB xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f da /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(da) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMINUB, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60801, 432, 3477},
    /*   1 : VPMINUB xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f da /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(da) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMINUB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60808, 432, 3477},
    /*   2 : VPMINUB ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f da /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(da) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMINUB, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63839, 466, 4135},
    /*   3 : VPMINUB ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f da /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(da) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMINUB, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63846, 466, 4135},
    /*   4 : VPMINUB xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig da /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(da) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMINUB, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38875, 554, 6255},
    /*   5 : VPMINUB xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig da /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(da) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMINUB, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38884, 554, 6255},
    /*   6 : VPMINUB ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig da /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(da) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMINUB, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38893, 554, 6256},
    /*   7 : VPMINUB ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig da /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(da) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMINUB, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38902, 554, 6256},
    /*   8 : VPMINUB zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig da /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(da) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMINUB, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38911, 555, 6257},
    /*   9 : VPMINUB zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig da /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(da) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMINUB, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38920, 555, 6257},
};

static const struct itemplate instrux_VPMINUW[10] = {
    /*   0 : VPMINUW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 3a /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(3a) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMINUW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60815, 432, 3478},
    /*   1 : VPMINUW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 3a /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(3a) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMINUW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60822, 432, 3478},
    /*   2 : VPMINUW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 3a /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(3a) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMINUW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63853, 466, 4136},
    /*   3 : VPMINUW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 3a /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(3a) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMINUW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63860, 466, 4136},
    /*   4 : VPMINUW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.wig 3a /r    ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7d 08) 303 001(3a) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMINUW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39037, 554, 6264},
    /*   5 : VPMINUW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f38.wig 3a /r    ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 7d 08) 303 001(3a) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMINUW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39046, 554, 6264},
    /*   6 : VPMINUW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.wig 3a /r    ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7d 28) 303 001(3a) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMINUW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39055, 554, 6265},
    /*   7 : VPMINUW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f38.wig 3a /r    ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 7d 28) 303 001(3a) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMINUW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39064, 554, 6265},
    /*   8 : VPMINUW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.wig 3a /r    ] AVX512BW,FUTURE */
        /* 241(f2 7d 48) 303 001(3a) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMINUW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39073, 555, 6266},
    /*   9 : VPMINUW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f38.wig 3a /r    ] ND,AVX512BW,FUTURE */
        /* 240(f2 7d 48) 303 001(3a) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMINUW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39082, 555, 6266},
};

static const struct itemplate instrux_VPMINUD[10] = {
    /*   0 : VPMINUD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 3b /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(3b) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMINUD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60829, 432, 3479},
    /*   1 : VPMINUD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 3b /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(3b) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMINUD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60836, 432, 3479},
    /*   2 : VPMINUD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 3b /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(3b) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMINUD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63867, 466, 4137},
    /*   3 : VPMINUD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 3b /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(3b) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMINUD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63874, 466, 4137},
    /*   4 : VPMINUD xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 3b /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(3b) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMINUD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+38929, 542, 6258},
    /*   5 : VPMINUD xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f38.w0 3b /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 08) 301 001(3b) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMINUD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+38938, 542, 6258},
    /*   6 : VPMINUD ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 3b /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(3b) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMINUD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+38947, 542, 6259},
    /*   7 : VPMINUD ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f38.w0 3b /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 28) 301 001(3b) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMINUD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+38956, 542, 6259},
    /*   8 : VPMINUD zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f38.w0 3b /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(3b) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMINUD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+38965, 543, 6260},
    /*   9 : VPMINUD zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f38.w0 3b /r     ] ND,AVX512,FUTURE */
        /* 240(f2 7d 48) 301 001(3b) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMINUD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+38974, 543, 6260},
};

static const struct itemplate instrux_VPMOVMSKB[4] = {
    /*   0 : VPMOVMSKB reg64,xmmreg [rm:       vex.128.66.0f d7 /r               ] LONG,PROT,AVX,X86_64,SANDYBRIDGE */
        /* 270(001 001) 001(d7) 110 : NOAPX,WIG,LONG,VEX,PROT,AVX,SANDYBRIDGE */
        {I_VPMOVMSKB, 2, {REG_GPR|BITS64|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60843, 454, 3480},
    /*   1 : VPMOVMSKB reg32,xmmreg [rm:       vex.128.66.0f d7 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 001) 001(d7) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMOVMSKB, 2, {REG_GPR|BITS32|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60843, 432, 3481},
    /*   2 : VPMOVMSKB reg32,ymmreg [rm:       vex.256.66.0f d7 /r               ] AVX2,FUTURE */
        /* 270(001 005) 001(d7) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMOVMSKB, 2, {REG_GPR|BITS32|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63881, 466, 4138},
    /*   3 : VPMOVMSKB reg64,ymmreg [rm:       vex.256.66.0f d7 /r               ] AVX2,FUTURE */
        /* 270(001 005) 001(d7) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMOVMSKB, 2, {REG_GPR|BITS64|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63881, 466, 4139},
};

static const struct itemplate instrux_VPMOVSXBW[5] = {
    /*   0 : VPMOVSXBW xmmreg,xmmrm64 [rm:       vex.128.66.0f38 20 /r             ] AVX,SANDYBRIDGE */
        /* 270(002 001) 001(20) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMOVSXBW, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60850, 432, 3482},
    /*   1 : VPMOVSXBW ymmreg,xmmrm128 [rm:       vex.256.66.0f38 20 /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(20) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMOVSXBW, 2, {YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63888, 466, 4140},
    /*   2 : VPMOVSXBW xmmreg|mask|z,xmmrm64 [rm:hvm:   evex.128.66.0f38.wig 20 /r        ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 08) 314 001(20) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVSXBW, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39928, 554, 6360},
    /*   3 : VPMOVSXBW ymmreg|mask|z,xmmrm128 [rm:hvm:   evex.256.66.0f38.wig 20 /r        ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 28) 314 001(20) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVSXBW, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39937, 554, 6361},
    /*   4 : VPMOVSXBW zmmreg|mask|z,ymmrm256 [rm:hvm:   evex.512.66.0f38.wig 20 /r        ] AVX512BW,FUTURE */
        /* 250(f2 7d 48) 314 001(20) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMOVSXBW, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39946, 555, 6362},
};

static const struct itemplate instrux_VPMOVSXBD[6] = {
    /*   0 : VPMOVSXBD xmmreg,xmmrm32 [rm:       vex.128.66.0f38 21 /r             ] AVX,SANDYBRIDGE */
        /* 270(002 001) 001(21) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMOVSXBD, 2, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60857, 432, 3483},
    /*   1 : VPMOVSXBD ymmreg,mem64 [rm:       vex.256.66.0f38 21 /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(21) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMOVSXBD, 2, {YMMREG|RN_L16,MEMORY|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63895, 466, 4141},
    /*   2 : VPMOVSXBD ymmreg,xmmreg [rm:       vex.256.66.0f38 21 /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(21) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMOVSXBD, 2, {YMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63895, 466, 4142},
    /*   3 : VPMOVSXBD xmmreg|mask|z,xmmrm32 [rm:qvm:   evex.128.66.0f38.wig 21 /r        ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 315 001(21) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSXBD, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39874, 562, 6354},
    /*   4 : VPMOVSXBD ymmreg|mask|z,xmmrm64 [rm:qvm:   evex.256.66.0f38.wig 21 /r        ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 315 001(21) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSXBD, 2, {YMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39883, 562, 6355},
    /*   5 : VPMOVSXBD zmmreg|mask|z,xmmrm128 [rm:qvm:   evex.512.66.0f38.wig 21 /r        ] AVX512,FUTURE */
        /* 250(f2 7d 48) 315 001(21) 110 : WIG,EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVSXBD, 2, {ZMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39892, 551, 6356},
};

static const struct itemplate instrux_VPMOVSXBQ[6] = {
    /*   0 : VPMOVSXBQ xmmreg,xmmrm16 [rm:       vex.128.66.0f38 22 /r             ] AVX,SANDYBRIDGE */
        /* 270(002 001) 001(22) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMOVSXBQ, 2, {XMMREG|RN_L16,RM_XMM|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60864, 432, 3484},
    /*   1 : VPMOVSXBQ ymmreg,mem32 [rm:       vex.256.66.0f38 22 /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(22) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMOVSXBQ, 2, {YMMREG|RN_L16,MEMORY|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63902, 466, 4143},
    /*   2 : VPMOVSXBQ ymmreg,xmmreg [rm:       vex.256.66.0f38 22 /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(22) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMOVSXBQ, 2, {YMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63902, 466, 4144},
    /*   3 : VPMOVSXBQ xmmreg|mask|z,xmmrm16 [rm:ovm:   evex.128.66.0f38.wig 22 /r        ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 316 001(22) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSXBQ, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39901, 562, 6357},
    /*   4 : VPMOVSXBQ ymmreg|mask|z,xmmrm32 [rm:ovm:   evex.256.66.0f38.wig 22 /r        ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 316 001(22) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSXBQ, 2, {YMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39910, 562, 6358},
    /*   5 : VPMOVSXBQ zmmreg|mask|z,xmmrm64 [rm:ovm:   evex.512.66.0f38.wig 22 /r        ] AVX512,FUTURE */
        /* 250(f2 7d 48) 316 001(22) 110 : WIG,EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVSXBQ, 2, {ZMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39919, 551, 6359},
};

static const struct itemplate instrux_VPMOVSXWD[5] = {
    /*   0 : VPMOVSXWD xmmreg,xmmrm64 [rm:       vex.128.66.0f38 23 /r             ] AVX,SANDYBRIDGE */
        /* 270(002 001) 001(23) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMOVSXWD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60871, 432, 3485},
    /*   1 : VPMOVSXWD ymmreg,xmmrm128 [rm:       vex.256.66.0f38 23 /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(23) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMOVSXWD, 2, {YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63909, 466, 4145},
    /*   2 : VPMOVSXWD xmmreg|mask|z,xmmrm64 [rm:hvm:   evex.128.66.0f38.wig 23 /r        ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 314 001(23) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSXWD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39982, 562, 6366},
    /*   3 : VPMOVSXWD ymmreg|mask|z,xmmrm128 [rm:hvm:   evex.256.66.0f38.wig 23 /r        ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 314 001(23) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSXWD, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39991, 562, 6367},
    /*   4 : VPMOVSXWD zmmreg|mask|z,ymmrm256 [rm:hvm:   evex.512.66.0f38.wig 23 /r        ] AVX512,FUTURE */
        /* 250(f2 7d 48) 314 001(23) 110 : WIG,EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVSXWD, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40000, 551, 6368},
};

static const struct itemplate instrux_VPMOVSXWQ[6] = {
    /*   0 : VPMOVSXWQ xmmreg,xmmrm32 [rm:       vex.128.66.0f38 24 /r             ] AVX,SANDYBRIDGE */
        /* 270(002 001) 001(24) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMOVSXWQ, 2, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60878, 432, 3486},
    /*   1 : VPMOVSXWQ ymmreg,mem64 [rm:       vex.256.66.0f38 24 /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(24) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMOVSXWQ, 2, {YMMREG|RN_L16,MEMORY|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63916, 466, 4146},
    /*   2 : VPMOVSXWQ ymmreg,xmmreg [rm:       vex.256.66.0f38 24 /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(24) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMOVSXWQ, 2, {YMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63916, 466, 4147},
    /*   3 : VPMOVSXWQ xmmreg|mask|z,xmmrm32 [rm:qvm:   evex.128.66.0f38.wig 24 /r        ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 315 001(24) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSXWQ, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40009, 562, 6369},
    /*   4 : VPMOVSXWQ ymmreg|mask|z,xmmrm64 [rm:qvm:   evex.256.66.0f38.wig 24 /r        ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 315 001(24) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSXWQ, 2, {YMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40018, 562, 6370},
    /*   5 : VPMOVSXWQ zmmreg|mask|z,xmmrm128 [rm:qvm:   evex.512.66.0f38.wig 24 /r        ] AVX512,FUTURE */
        /* 250(f2 7d 48) 315 001(24) 110 : WIG,EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVSXWQ, 2, {ZMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40027, 551, 6371},
};

static const struct itemplate instrux_VPMOVSXDQ[5] = {
    /*   0 : VPMOVSXDQ xmmreg,xmmrm64 [rm:       vex.128.66.0f38 25 /r             ] AVX,SANDYBRIDGE */
        /* 270(002 001) 001(25) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMOVSXDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60885, 432, 3487},
    /*   1 : VPMOVSXDQ ymmreg,xmmrm128 [rm:       vex.256.66.0f38 25 /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(25) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMOVSXDQ, 2, {YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63923, 466, 4148},
    /*   2 : VPMOVSXDQ xmmreg|mask|z,xmmrm64 [rm:hvm:   evex.128.66.0f38.w0 25 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 314 001(25) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSXDQ, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39955, 542, 6363},
    /*   3 : VPMOVSXDQ ymmreg|mask|z,xmmrm128 [rm:hvm:   evex.256.66.0f38.w0 25 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 314 001(25) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSXDQ, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39964, 542, 6364},
    /*   4 : VPMOVSXDQ zmmreg|mask|z,ymmrm256 [rm:hvm:   evex.512.66.0f38.w0 25 /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 314 001(25) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVSXDQ, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39973, 543, 6365},
};

static const struct itemplate instrux_VPMOVZXBW[5] = {
    /*   0 : VPMOVZXBW xmmreg,xmmrm64 [rm:       vex.128.66.0f38 30 /r             ] AVX,SANDYBRIDGE */
        /* 270(002 001) 001(30) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMOVZXBW, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60892, 432, 3488},
    /*   1 : VPMOVZXBW ymmreg,xmmrm128 [rm:       vex.256.66.0f38 30 /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(30) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMOVZXBW, 2, {YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63930, 466, 4149},
    /*   2 : VPMOVZXBW xmmreg|mask|z,xmmrm64 [rm:hvm:   evex.128.66.0f38.wig 30 /r        ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 08) 314 001(30) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVZXBW, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40495, 554, 6423},
    /*   3 : VPMOVZXBW ymmreg|mask|z,xmmrm128 [rm:hvm:   evex.256.66.0f38.wig 30 /r        ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 28) 314 001(30) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVZXBW, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40504, 554, 6424},
    /*   4 : VPMOVZXBW zmmreg|mask|z,ymmrm256 [rm:hvm:   evex.512.66.0f38.wig 30 /r        ] AVX512BW,FUTURE */
        /* 250(f2 7d 48) 314 001(30) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMOVZXBW, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40513, 555, 6425},
};

static const struct itemplate instrux_VPMOVZXBD[6] = {
    /*   0 : VPMOVZXBD xmmreg,xmmrm32 [rm:       vex.128.66.0f38 31 /r             ] AVX,SANDYBRIDGE */
        /* 270(002 001) 001(31) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMOVZXBD, 2, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60899, 432, 3489},
    /*   1 : VPMOVZXBD ymmreg,mem64 [rm:       vex.256.66.0f38 31 /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(31) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMOVZXBD, 2, {YMMREG|RN_L16,MEMORY|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63937, 466, 4150},
    /*   2 : VPMOVZXBD ymmreg,xmmreg [rm:       vex.256.66.0f38 31 /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(31) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMOVZXBD, 2, {YMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63937, 466, 4151},
    /*   3 : VPMOVZXBD xmmreg|mask|z,xmmrm32 [rm:qvm:   evex.128.66.0f38.wig 31 /r        ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 315 001(31) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVZXBD, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40441, 562, 6417},
    /*   4 : VPMOVZXBD ymmreg|mask|z,xmmrm64 [rm:qvm:   evex.256.66.0f38.wig 31 /r        ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 315 001(31) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVZXBD, 2, {YMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40450, 562, 6418},
    /*   5 : VPMOVZXBD zmmreg|mask|z,xmmrm128 [rm:qvm:   evex.512.66.0f38.wig 31 /r        ] AVX512,FUTURE */
        /* 250(f2 7d 48) 315 001(31) 110 : WIG,EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVZXBD, 2, {ZMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40459, 551, 6419},
};

static const struct itemplate instrux_VPMOVZXBQ[6] = {
    /*   0 : VPMOVZXBQ xmmreg,xmmrm16 [rm:       vex.128.66.0f38 32 /r             ] AVX,SANDYBRIDGE */
        /* 270(002 001) 001(32) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMOVZXBQ, 2, {XMMREG|RN_L16,RM_XMM|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60906, 432, 3490},
    /*   1 : VPMOVZXBQ ymmreg,mem32 [rm:       vex.256.66.0f38 32 /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(32) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMOVZXBQ, 2, {YMMREG|RN_L16,MEMORY|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63944, 466, 4152},
    /*   2 : VPMOVZXBQ ymmreg,xmmreg [rm:       vex.256.66.0f38 32 /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(32) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMOVZXBQ, 2, {YMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63944, 466, 4153},
    /*   3 : VPMOVZXBQ xmmreg|mask|z,xmmrm16 [rm:ovm:   evex.128.66.0f38.wig 32 /r        ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 316 001(32) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVZXBQ, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40468, 562, 6420},
    /*   4 : VPMOVZXBQ ymmreg|mask|z,xmmrm32 [rm:ovm:   evex.256.66.0f38.wig 32 /r        ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 316 001(32) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVZXBQ, 2, {YMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40477, 562, 6421},
    /*   5 : VPMOVZXBQ zmmreg|mask|z,xmmrm64 [rm:ovm:   evex.512.66.0f38.wig 32 /r        ] AVX512,FUTURE */
        /* 250(f2 7d 48) 316 001(32) 110 : WIG,EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVZXBQ, 2, {ZMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40486, 551, 6422},
};

static const struct itemplate instrux_VPMOVZXWD[5] = {
    /*   0 : VPMOVZXWD xmmreg,xmmrm64 [rm:       vex.128.66.0f38 33 /r             ] AVX,SANDYBRIDGE */
        /* 270(002 001) 001(33) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMOVZXWD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60913, 432, 3491},
    /*   1 : VPMOVZXWD ymmreg,xmmrm128 [rm:       vex.256.66.0f38 33 /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(33) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMOVZXWD, 2, {YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63951, 466, 4154},
    /*   2 : VPMOVZXWD xmmreg|mask|z,xmmrm64 [rm:hvm:   evex.128.66.0f38.wig 33 /r        ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 314 001(33) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVZXWD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40549, 562, 6429},
    /*   3 : VPMOVZXWD ymmreg|mask|z,xmmrm128 [rm:hvm:   evex.256.66.0f38.wig 33 /r        ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 314 001(33) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVZXWD, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40558, 562, 6430},
    /*   4 : VPMOVZXWD zmmreg|mask|z,ymmrm256 [rm:hvm:   evex.512.66.0f38.wig 33 /r        ] AVX512,FUTURE */
        /* 250(f2 7d 48) 314 001(33) 110 : WIG,EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVZXWD, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40567, 551, 6431},
};

static const struct itemplate instrux_VPMOVZXWQ[6] = {
    /*   0 : VPMOVZXWQ xmmreg,xmmrm32 [rm:       vex.128.66.0f38 34 /r             ] AVX,SANDYBRIDGE */
        /* 270(002 001) 001(34) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMOVZXWQ, 2, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60920, 432, 3492},
    /*   1 : VPMOVZXWQ ymmreg,mem64 [rm:       vex.256.66.0f38 34 /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(34) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMOVZXWQ, 2, {YMMREG|RN_L16,MEMORY|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63958, 466, 4155},
    /*   2 : VPMOVZXWQ ymmreg,xmmreg [rm:       vex.256.66.0f38 34 /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(34) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMOVZXWQ, 2, {YMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63958, 466, 4156},
    /*   3 : VPMOVZXWQ xmmreg|mask|z,xmmrm32 [rm:qvm:   evex.128.66.0f38.wig 34 /r        ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 315 001(34) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVZXWQ, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40576, 562, 6432},
    /*   4 : VPMOVZXWQ ymmreg|mask|z,xmmrm64 [rm:qvm:   evex.256.66.0f38.wig 34 /r        ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 315 001(34) 110 : WIG,EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVZXWQ, 2, {YMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40585, 562, 6433},
    /*   5 : VPMOVZXWQ zmmreg|mask|z,xmmrm128 [rm:qvm:   evex.512.66.0f38.wig 34 /r        ] AVX512,FUTURE */
        /* 250(f2 7d 48) 315 001(34) 110 : WIG,EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVZXWQ, 2, {ZMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40594, 551, 6434},
};

static const struct itemplate instrux_VPMOVZXDQ[5] = {
    /*   0 : VPMOVZXDQ xmmreg,xmmrm64 [rm:       vex.128.66.0f38 35 /r             ] AVX,SANDYBRIDGE */
        /* 270(002 001) 001(35) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMOVZXDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60927, 432, 3493},
    /*   1 : VPMOVZXDQ ymmreg,xmmrm128 [rm:       vex.256.66.0f38 35 /r             ] AVX2,FUTURE */
        /* 270(002 005) 001(35) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMOVZXDQ, 2, {YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63965, 466, 4157},
    /*   2 : VPMOVZXDQ xmmreg|mask|z,xmmrm64 [rm:hvm:   evex.128.66.0f38.w0 35 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 314 001(35) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVZXDQ, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40522, 542, 6426},
    /*   3 : VPMOVZXDQ ymmreg|mask|z,xmmrm128 [rm:hvm:   evex.256.66.0f38.w0 35 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 314 001(35) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVZXDQ, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40531, 542, 6427},
    /*   4 : VPMOVZXDQ zmmreg|mask|z,ymmrm256 [rm:hvm:   evex.512.66.0f38.w0 35 /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 314 001(35) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVZXDQ, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40540, 543, 6428},
};

static const struct itemplate instrux_VPMULHUW[10] = {
    /*   0 : VPMULHUW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f e4 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(e4) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMULHUW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60934, 432, 3494},
    /*   1 : VPMULHUW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f e4 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(e4) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMULHUW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60941, 432, 3494},
    /*   2 : VPMULHUW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f e4 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(e4) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMULHUW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64000, 466, 4160},
    /*   3 : VPMULHUW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f e4 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(e4) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMULHUW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64007, 466, 4160},
    /*   4 : VPMULHUW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig e4 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(e4) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMULHUW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40711, 554, 6441},
    /*   5 : VPMULHUW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig e4 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(e4) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMULHUW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40720, 554, 6441},
    /*   6 : VPMULHUW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig e4 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(e4) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMULHUW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40729, 554, 6442},
    /*   7 : VPMULHUW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig e4 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(e4) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMULHUW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40738, 554, 6442},
    /*   8 : VPMULHUW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig e4 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(e4) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMULHUW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40747, 555, 6443},
    /*   9 : VPMULHUW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig e4 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(e4) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMULHUW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40756, 555, 6443},
};

static const struct itemplate instrux_VPMULHRSW[10] = {
    /*   0 : VPMULHRSW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 0b /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(0b) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMULHRSW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60948, 432, 3495},
    /*   1 : VPMULHRSW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 0b /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(0b) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMULHRSW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60955, 432, 3495},
    /*   2 : VPMULHRSW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 0b /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(0b) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMULHRSW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63986, 466, 4159},
    /*   3 : VPMULHRSW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 0b /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(0b) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMULHRSW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63993, 466, 4159},
    /*   4 : VPMULHRSW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.wig 0b /r    ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7d 08) 303 001(0b) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMULHRSW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40657, 554, 6438},
    /*   5 : VPMULHRSW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f38.wig 0b /r    ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 7d 08) 303 001(0b) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMULHRSW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40666, 554, 6438},
    /*   6 : VPMULHRSW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.wig 0b /r    ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7d 28) 303 001(0b) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMULHRSW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40675, 554, 6439},
    /*   7 : VPMULHRSW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f38.wig 0b /r    ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 7d 28) 303 001(0b) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMULHRSW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40684, 554, 6439},
    /*   8 : VPMULHRSW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.wig 0b /r    ] AVX512BW,FUTURE */
        /* 241(f2 7d 48) 303 001(0b) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMULHRSW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40693, 555, 6440},
    /*   9 : VPMULHRSW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f38.wig 0b /r    ] ND,AVX512BW,FUTURE */
        /* 240(f2 7d 48) 303 001(0b) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMULHRSW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40702, 555, 6440},
};

static const struct itemplate instrux_VPMULHW[10] = {
    /*   0 : VPMULHW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f e5 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(e5) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMULHW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60962, 432, 3496},
    /*   1 : VPMULHW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f e5 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(e5) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMULHW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60969, 432, 3496},
    /*   2 : VPMULHW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f e5 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(e5) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMULHW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64014, 466, 4161},
    /*   3 : VPMULHW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f e5 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(e5) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMULHW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64021, 466, 4161},
    /*   4 : VPMULHW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig e5 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(e5) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMULHW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40765, 554, 6444},
    /*   5 : VPMULHW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig e5 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(e5) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMULHW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40774, 554, 6444},
    /*   6 : VPMULHW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig e5 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(e5) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMULHW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40783, 554, 6445},
    /*   7 : VPMULHW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig e5 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(e5) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMULHW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40792, 554, 6445},
    /*   8 : VPMULHW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig e5 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(e5) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMULHW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40801, 555, 6446},
    /*   9 : VPMULHW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig e5 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(e5) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMULHW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40810, 555, 6446},
};

static const struct itemplate instrux_VPMULLW[10] = {
    /*   0 : VPMULLW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f d5 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(d5) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMULLW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60976, 432, 3497},
    /*   1 : VPMULLW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f d5 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(d5) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMULLW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60983, 432, 3497},
    /*   2 : VPMULLW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f d5 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(d5) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMULLW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64028, 466, 4162},
    /*   3 : VPMULLW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f d5 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(d5) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMULLW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64035, 466, 4162},
    /*   4 : VPMULLW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig d5 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(d5) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMULLW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40927, 554, 6453},
    /*   5 : VPMULLW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig d5 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(d5) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMULLW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40936, 554, 6453},
    /*   6 : VPMULLW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig d5 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(d5) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMULLW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40945, 554, 6454},
    /*   7 : VPMULLW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig d5 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(d5) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMULLW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40954, 554, 6454},
    /*   8 : VPMULLW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig d5 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(d5) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMULLW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40963, 555, 6455},
    /*   9 : VPMULLW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig d5 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(d5) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMULLW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40972, 555, 6455},
};

static const struct itemplate instrux_VPMULLD[10] = {
    /*   0 : VPMULLD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 40 /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(40) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMULLD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+60990, 432, 3498},
    /*   1 : VPMULLD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 40 /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(40) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMULLD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+60997, 432, 3498},
    /*   2 : VPMULLD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 40 /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(40) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMULLD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64042, 466, 4163},
    /*   3 : VPMULLD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 40 /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(40) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMULLD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64049, 466, 4163},
    /*   4 : VPMULLD xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 40 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(40) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMULLD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+40819, 542, 6447},
    /*   5 : VPMULLD xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f38.w0 40 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 08) 301 001(40) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMULLD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+40828, 542, 6447},
    /*   6 : VPMULLD ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 40 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(40) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMULLD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+40837, 542, 6448},
    /*   7 : VPMULLD ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f38.w0 40 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 28) 301 001(40) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMULLD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+40846, 542, 6448},
    /*   8 : VPMULLD zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f38.w0 40 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(40) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMULLD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+40855, 543, 6449},
    /*   9 : VPMULLD zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f38.w0 40 /r     ] ND,AVX512,FUTURE */
        /* 240(f2 7d 48) 301 001(40) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMULLD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+40864, 543, 6449},
};

static const struct itemplate instrux_VPMULUDQ[10] = {
    /*   0 : VPMULUDQ xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f f4 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(f4) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMULUDQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61004, 432, 3499},
    /*   1 : VPMULUDQ xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f f4 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(f4) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMULUDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61011, 432, 3499},
    /*   2 : VPMULUDQ ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f f4 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(f4) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMULUDQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64056, 466, 4164},
    /*   3 : VPMULUDQ ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f f4 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(f4) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMULUDQ, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64063, 466, 4164},
    /*   4 : VPMULUDQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f.w1 f4 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(f4) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMULUDQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+41035, 542, 6459},
    /*   5 : VPMULUDQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f.w1 f4 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(f4) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMULUDQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+41044, 542, 6459},
    /*   6 : VPMULUDQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f.w1 f4 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(f4) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMULUDQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+41053, 542, 6460},
    /*   7 : VPMULUDQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f.w1 f4 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(f4) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMULUDQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+41062, 542, 6460},
    /*   8 : VPMULUDQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f.w1 f4 /r       ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(f4) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMULUDQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+41071, 543, 6461},
    /*   9 : VPMULUDQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f.w1 f4 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(f4) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMULUDQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+41080, 543, 6461},
};

static const struct itemplate instrux_VPMULDQ[10] = {
    /*   0 : VPMULDQ xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 28 /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(28) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMULDQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61018, 432, 3500},
    /*   1 : VPMULDQ xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 28 /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(28) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPMULDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61025, 432, 3500},
    /*   2 : VPMULDQ ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 28 /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(28) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMULDQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63972, 466, 4158},
    /*   3 : VPMULDQ ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 28 /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(28) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPMULDQ, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63979, 466, 4158},
    /*   4 : VPMULDQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 28 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(28) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMULDQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+40603, 542, 6435},
    /*   5 : VPMULDQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f38.w1 28 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 08) 301 001(28) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMULDQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+40612, 542, 6435},
    /*   6 : VPMULDQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 28 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(28) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMULDQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+40621, 542, 6436},
    /*   7 : VPMULDQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f38.w1 28 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 28) 301 001(28) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMULDQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+40630, 542, 6436},
    /*   8 : VPMULDQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 28 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(28) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMULDQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+40639, 543, 6437},
    /*   9 : VPMULDQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f38.w1 28 /r     ] ND,AVX512,FUTURE */
        /* 240(f2 fd 48) 301 001(28) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMULDQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+40648, 543, 6437},
};

static const struct itemplate instrux_VPOR[4] = {
    /*   0 : VPOR xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f eb /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(eb) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPOR, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61032, 432, 3501},
    /*   1 : VPOR xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f eb /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(eb) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPOR, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61039, 432, 3501},
    /*   2 : VPOR ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f eb /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(eb) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPOR, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64070, 466, 4165},
    /*   3 : VPOR ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f eb /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(eb) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPOR, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64077, 466, 4165},
};

static const struct itemplate instrux_VPSADBW[10] = {
    /*   0 : VPSADBW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f f6 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(f6) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSADBW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61046, 432, 3502},
    /*   1 : VPSADBW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f f6 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(f6) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSADBW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61053, 432, 3502},
    /*   2 : VPSADBW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f f6 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(f6) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSADBW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64084, 466, 4166},
    /*   3 : VPSADBW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f f6 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(f6) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSADBW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64091, 466, 4166},
    /*   4 : VPSADBW xmmreg,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig f6 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(f6) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSADBW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, NO_DECORATOR, nasm_bytecodes+41413, 554, 6492},
    /*   5 : VPSADBW xmmreg,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig f6 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(f6) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSADBW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+41422, 554, 6492},
    /*   6 : VPSADBW ymmreg,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig f6 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(f6) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSADBW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, NO_DECORATOR, nasm_bytecodes+41431, 554, 6493},
    /*   7 : VPSADBW ymmreg,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig f6 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(f6) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSADBW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, NO_DECORATOR, nasm_bytecodes+41440, 554, 6493},
    /*   8 : VPSADBW zmmreg,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig f6 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(f6) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSADBW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, NO_DECORATOR, nasm_bytecodes+41449, 555, 6494},
    /*   9 : VPSADBW zmmreg,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig f6 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(f6) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSADBW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, NO_DECORATOR, nasm_bytecodes+41458, 555, 6494},
};

static const struct itemplate instrux_VPSHUFB[10] = {
    /*   0 : VPSHUFB xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 00 /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(00) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSHUFB, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61060, 432, 3503},
    /*   1 : VPSHUFB xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 00 /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(00) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSHUFB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61067, 432, 3503},
    /*   2 : VPSHUFB ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 00 /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(00) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSHUFB, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64098, 466, 4167},
    /*   3 : VPSHUFB ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 00 /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(00) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSHUFB, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64105, 466, 4167},
    /*   4 : VPSHUFB xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.wig 00 /r    ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7d 08) 303 001(00) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSHUFB, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41467, 554, 6507},
    /*   5 : VPSHUFB xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f38.wig 00 /r    ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 7d 08) 303 001(00) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSHUFB, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41476, 554, 6507},
    /*   6 : VPSHUFB ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.wig 00 /r    ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7d 28) 303 001(00) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSHUFB, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41485, 554, 6508},
    /*   7 : VPSHUFB ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f38.wig 00 /r    ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 7d 28) 303 001(00) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSHUFB, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41494, 554, 6508},
    /*   8 : VPSHUFB zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.wig 00 /r    ] AVX512BW,FUTURE */
        /* 241(f2 7d 48) 303 001(00) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSHUFB, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41503, 555, 6509},
    /*   9 : VPSHUFB zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f38.wig 00 /r    ] ND,AVX512BW,FUTURE */
        /* 240(f2 7d 48) 303 001(00) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSHUFB, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41512, 555, 6509},
};

static const struct itemplate instrux_VPSHUFD[5] = {
    /*   0 : VPSHUFD xmmreg,xmmrm128,imm8 [rmi:      vex.128.66.0f 70 /r ib            ] AVX,SANDYBRIDGE */
        /* 270(001 001) 001(70) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSHUFD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52315, 432, 3504},
    /*   1 : VPSHUFD ymmreg,ymmrm256,imm8 [rmi:      vex.256.66.0f 70 /r ib            ] AVX2,FUTURE */
        /* 270(001 005) 001(70) 110 022 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSHUFD, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54307, 466, 4168},
    /*   2 : VPSHUFD xmmreg|mask|z,xmmrm128|b32,imm8 [rmi:fv:   evex.128.66.0f.w0 70 /r ib        ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7d 08) 301 001(70) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSHUFD, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+20463, 542, 6510},
    /*   3 : VPSHUFD ymmreg|mask|z,ymmrm256|b32,imm8 [rmi:fv:   evex.256.66.0f.w0 70 /r ib        ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7d 28) 301 001(70) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSHUFD, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+20473, 542, 6511},
    /*   4 : VPSHUFD zmmreg|mask|z,zmmrm512|b32,imm8 [rmi:fv:   evex.512.66.0f.w0 70 /r ib        ] AVX512,FUTURE */
        /* 250(f1 7d 48) 301 001(70) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSHUFD, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+20483, 543, 6512},
};

static const struct itemplate instrux_VPSHUFHW[5] = {
    /*   0 : VPSHUFHW xmmreg,xmmrm128,imm8 [rmi:      vex.128.f3.0f 70 /r ib            ] AVX,SANDYBRIDGE */
        /* 270(001 002) 001(70) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSHUFHW, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52323, 432, 3505},
    /*   1 : VPSHUFHW ymmreg,ymmrm256,imm8 [rmi:      vex.256.f3.0f 70 /r ib            ] AVX2,FUTURE */
        /* 270(001 006) 001(70) 110 022 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSHUFHW, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54315, 466, 4169},
    /*   2 : VPSHUFHW xmmreg|mask|z,xmmrm128,imm8 [rmi:fvm:  evex.128.f3.0f.wig 70 /r ib       ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f1 7e 08) 303 001(70) 110 022 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSHUFHW, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20493, 554, 6513},
    /*   3 : VPSHUFHW ymmreg|mask|z,ymmrm256,imm8 [rmi:fvm:  evex.256.f3.0f.wig 70 /r ib       ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f1 7e 28) 303 001(70) 110 022 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSHUFHW, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20503, 554, 6514},
    /*   4 : VPSHUFHW zmmreg|mask|z,zmmrm512,imm8 [rmi:fvm:  evex.512.f3.0f.wig 70 /r ib       ] AVX512BW,FUTURE */
        /* 250(f1 7e 48) 303 001(70) 110 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSHUFHW, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20513, 555, 6515},
};

static const struct itemplate instrux_VPSHUFLW[5] = {
    /*   0 : VPSHUFLW xmmreg,xmmrm128,imm8 [rmi:      vex.128.f2.0f 70 /r ib            ] AVX,SANDYBRIDGE */
        /* 270(001 003) 001(70) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSHUFLW, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52331, 432, 3506},
    /*   1 : VPSHUFLW ymmreg,ymmrm256,imm8 [rmi:      vex.256.f2.0f 70 /r ib            ] AVX2,FUTURE */
        /* 270(001 007) 001(70) 110 022 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSHUFLW, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54323, 466, 4170},
    /*   2 : VPSHUFLW xmmreg|mask|z,xmmrm128,imm8 [rmi:fvm:  evex.128.f2.0f.wig 70 /r ib       ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f1 7f 08) 303 001(70) 110 022 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSHUFLW, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20523, 554, 6516},
    /*   3 : VPSHUFLW ymmreg|mask|z,ymmrm256,imm8 [rmi:fvm:  evex.256.f2.0f.wig 70 /r ib       ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f1 7f 28) 303 001(70) 110 022 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSHUFLW, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20533, 554, 6517},
    /*   4 : VPSHUFLW zmmreg|mask|z,zmmrm512,imm8 [rmi:fvm:  evex.512.f2.0f.wig 70 /r ib       ] AVX512BW,FUTURE */
        /* 250(f1 7f 48) 303 001(70) 110 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSHUFLW, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20543, 555, 6518},
};

static const struct itemplate instrux_VPSIGNB[4] = {
    /*   0 : VPSIGNB xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 08 /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(08) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSIGNB, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61074, 432, 3507},
    /*   1 : VPSIGNB xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 08 /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(08) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSIGNB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61081, 432, 3507},
    /*   2 : VPSIGNB ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 08 /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(08) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSIGNB, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64112, 466, 4171},
    /*   3 : VPSIGNB ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 08 /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(08) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSIGNB, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64119, 466, 4171},
};

static const struct itemplate instrux_VPSIGNW[4] = {
    /*   0 : VPSIGNW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 09 /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(09) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSIGNW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61088, 432, 3508},
    /*   1 : VPSIGNW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 09 /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(09) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSIGNW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61095, 432, 3508},
    /*   2 : VPSIGNW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 09 /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(09) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSIGNW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64126, 466, 4172},
    /*   3 : VPSIGNW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 09 /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(09) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSIGNW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64133, 466, 4172},
};

static const struct itemplate instrux_VPSIGND[4] = {
    /*   0 : VPSIGND xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38 0a /r         ] AVX,SANDYBRIDGE */
        /* 261(002 001) 001(0a) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSIGND, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61102, 432, 3509},
    /*   1 : VPSIGND xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38 0a /r         ] ND,AVX,SANDYBRIDGE */
        /* 260(002 001) 001(0a) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSIGND, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61109, 432, 3509},
    /*   2 : VPSIGND ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38 0a /r         ] AVX2,FUTURE */
        /* 261(002 005) 001(0a) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSIGND, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64140, 466, 4173},
    /*   3 : VPSIGND ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38 0a /r         ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(0a) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSIGND, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64147, 466, 4173},
};

static const struct itemplate instrux_VPSLLDQ[10] = {
    /*   0 : VPSLLDQ xmmreg,xmmreg*,imm8 [vmi:      vex.ndd.128.66.0f 73 /7 ib        ] AVX,SANDYBRIDGE */
        /* 260(001 001) 001(73) 217 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSLLDQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52339, 432, 3510},
    /*   1 : VPSLLDQ xmmreg,imm8 [v+mi:      vex.ndd.128.66.0f 73 /7 ib        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(73) 207 021 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSLLDQ, 2, {XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+52347, 432, 3510},
    /*   2 : VPSLLDQ ymmreg,ymmreg*,imm8 [vmi:      vex.ndd.256.66.0f 73 /7 ib        ] AVX2,FUTURE */
        /* 260(001 005) 001(73) 217 022 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSLLDQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54331, 466, 4174},
    /*   3 : VPSLLDQ ymmreg,imm8 [v+mi:      vex.ndd.256.66.0f 73 /7 ib        ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(73) 207 021 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSLLDQ, 2, {YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+54339, 466, 4174},
    /*   4 : VPSLLDQ xmmreg,xmmrm128*,imm8 [vmi:fvm:  evex.nds.128.66.0f.wig 73 /7 ib   ] AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(73) 217 022 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSLLDQ, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+20613, 554, 6525},
    /*   5 : VPSLLDQ xmmreg,imm8 [v+mi:fvm:  evex.nds.128.66.0f.wig 73 /7 ib   ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(73) 207 021 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSLLDQ, 2, {XMMREG,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+20623, 554, 6525},
    /*   6 : VPSLLDQ ymmreg,ymmrm256*,imm8 [vmi:fvm:  evex.nds.256.66.0f.wig 73 /7 ib   ] AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(73) 217 022 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSLLDQ, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+20633, 554, 6526},
    /*   7 : VPSLLDQ ymmreg,imm8 [v+mi:fvm:  evex.nds.256.66.0f.wig 73 /7 ib   ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(73) 207 021 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSLLDQ, 2, {YMMREG,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+20643, 554, 6526},
    /*   8 : VPSLLDQ zmmreg,zmmrm512*,imm8 [vmi:fvm:  evex.nds.512.66.0f.wig 73 /7 ib   ] AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(73) 217 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSLLDQ, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+20653, 555, 6527},
    /*   9 : VPSLLDQ zmmreg,imm8 [v+mi:fvm:  evex.nds.512.66.0f.wig 73 /7 ib   ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(73) 207 021 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSLLDQ, 2, {ZMMREG,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+20663, 555, 6527},
};

static const struct itemplate instrux_VPSRLDQ[10] = {
    /*   0 : VPSRLDQ xmmreg,xmmreg*,imm8 [vmi:      vex.ndd.128.66.0f 73 /3 ib        ] AVX,SANDYBRIDGE */
        /* 260(001 001) 001(73) 213 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRLDQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52355, 432, 3511},
    /*   1 : VPSRLDQ xmmreg,imm8 [v+mi:      vex.ndd.128.66.0f 73 /3 ib        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(73) 203 021 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRLDQ, 2, {XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+52363, 432, 3511},
    /*   2 : VPSRLDQ ymmreg,ymmreg*,imm8 [vmi:      vex.ndd.256.66.0f 73 /3 ib        ] AVX2,FUTURE */
        /* 260(001 005) 001(73) 213 022 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRLDQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54427, 466, 4185},
    /*   3 : VPSRLDQ ymmreg,imm8 [v+mi:      vex.ndd.256.66.0f 73 /3 ib        ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(73) 203 021 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRLDQ, 2, {YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+54435, 466, 4185},
    /*   4 : VPSRLDQ xmmreg,xmmrm128*,imm8 [vmi:fvm:  evex.nds.128.66.0f.wig 73 /3 ib   ] AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(73) 213 022 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRLDQ, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+21033, 554, 6582},
    /*   5 : VPSRLDQ xmmreg,imm8 [v+mi:fvm:  evex.nds.128.66.0f.wig 73 /3 ib   ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(73) 203 021 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRLDQ, 2, {XMMREG,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+21043, 554, 6582},
    /*   6 : VPSRLDQ ymmreg,ymmrm256*,imm8 [vmi:fvm:  evex.nds.256.66.0f.wig 73 /3 ib   ] AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(73) 213 022 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRLDQ, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+21053, 554, 6583},
    /*   7 : VPSRLDQ ymmreg,imm8 [v+mi:fvm:  evex.nds.256.66.0f.wig 73 /3 ib   ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(73) 203 021 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRLDQ, 2, {YMMREG,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+21063, 554, 6583},
    /*   8 : VPSRLDQ zmmreg,zmmrm512*,imm8 [vmi:fvm:  evex.nds.512.66.0f.wig 73 /3 ib   ] AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(73) 213 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSRLDQ, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+21073, 555, 6584},
    /*   9 : VPSRLDQ zmmreg,imm8 [v+mi:fvm:  evex.nds.512.66.0f.wig 73 /3 ib   ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(73) 203 021 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSRLDQ, 2, {ZMMREG,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+21083, 555, 6584},
};

static const struct itemplate instrux_VPSLLW[20] = {
    /*   0 : VPSLLW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f f1 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(f1) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSLLW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61116, 432, 3512},
    /*   1 : VPSLLW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f f1 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(f1) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSLLW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61123, 432, 3512},
    /*   2 : VPSLLW xmmreg,xmmreg*,imm8 [vmi:      vex.ndd.128.66.0f 71 /6 ib        ] AVX,SANDYBRIDGE */
        /* 260(001 001) 001(71) 216 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSLLW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52371, 432, 3513},
    /*   3 : VPSLLW xmmreg,imm8 [v+mi:      vex.ndd.128.66.0f 71 /6 ib        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(71) 206 021 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSLLW, 2, {XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+52379, 432, 3513},
    /*   4 : VPSLLW ymmreg,ymmreg*,xmmrm128 [rvm:      vex.nds.256.66.0f f1 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(f1) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSLLW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64154, 466, 4175},
    /*   5 : VPSLLW ymmreg,xmmrm128 [r+vm:      vex.nds.256.66.0f f1 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(f1) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSLLW, 2, {YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64161, 466, 4175},
    /*   6 : VPSLLW ymmreg,ymmreg*,imm8 [vmi:      vex.ndd.256.66.0f 71 /6 ib        ] AVX2,FUTURE */
        /* 260(001 005) 001(71) 216 022 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSLLW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54347, 466, 4176},
    /*   7 : VPSLLW ymmreg,imm8 [v+mi:      vex.ndd.256.66.0f 71 /6 ib        ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(71) 206 021 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSLLW, 2, {YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+54355, 466, 4176},
    /*   8 : VPSLLW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:m128: evex.nds.128.66.0f.wig f1 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 317 001(f1) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSLLW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41791, 554, 6543},
    /*   9 : VPSLLW xmmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.128.66.0f.wig f1 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 317 001(f1) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSLLW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41800, 554, 6543},
    /*  10 : VPSLLW ymmreg|mask|z,ymmreg*,xmmrm128 [rvm:m128: evex.nds.256.66.0f.wig f1 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 317 001(f1) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSLLW, 3, {YMMREG,YMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41809, 554, 6544},
    /*  11 : VPSLLW ymmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.256.66.0f.wig f1 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 317 001(f1) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSLLW, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41818, 554, 6544},
    /*  12 : VPSLLW zmmreg|mask|z,zmmreg*,xmmrm128 [rvm:m128: evex.nds.512.66.0f.wig f1 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 317 001(f1) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSLLW, 3, {ZMMREG,ZMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41827, 555, 6545},
    /*  13 : VPSLLW zmmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.512.66.0f.wig f1 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 317 001(f1) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSLLW, 2, {ZMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41836, 555, 6545},
    /*  14 : VPSLLW xmmreg|mask|z,xmmrm128*,imm8 [vmi:fvm:  evex.nds.128.66.0f.wig 71 /6 ib   ] AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(71) 216 022 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSLLW, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20733, 554, 6546},
    /*  15 : VPSLLW xmmreg|mask|z,imm8 [v+mi:fvm:  evex.nds.128.66.0f.wig 71 /6 ib   ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(71) 206 021 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSLLW, 2, {XMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20743, 554, 6546},
    /*  16 : VPSLLW ymmreg|mask|z,ymmrm256*,imm8 [vmi:fvm:  evex.nds.256.66.0f.wig 71 /6 ib   ] AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(71) 216 022 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSLLW, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20753, 554, 6547},
    /*  17 : VPSLLW ymmreg|mask|z,imm8 [v+mi:fvm:  evex.nds.256.66.0f.wig 71 /6 ib   ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(71) 206 021 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSLLW, 2, {YMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20763, 554, 6547},
    /*  18 : VPSLLW zmmreg|mask|z,zmmrm512*,imm8 [vmi:fvm:  evex.nds.512.66.0f.wig 71 /6 ib   ] AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(71) 216 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSLLW, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20773, 555, 6548},
    /*  19 : VPSLLW zmmreg|mask|z,imm8 [v+mi:fvm:  evex.nds.512.66.0f.wig 71 /6 ib   ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(71) 206 021 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSLLW, 2, {ZMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20783, 555, 6548},
};

static const struct itemplate instrux_VPSLLD[20] = {
    /*   0 : VPSLLD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f f2 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(f2) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSLLD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61130, 432, 3514},
    /*   1 : VPSLLD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f f2 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(f2) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSLLD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61137, 432, 3514},
    /*   2 : VPSLLD xmmreg,xmmreg*,imm8 [vmi:      vex.ndd.128.66.0f 72 /6 ib        ] AVX,SANDYBRIDGE */
        /* 260(001 001) 001(72) 216 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSLLD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52387, 432, 3515},
    /*   3 : VPSLLD xmmreg,imm8 [v+mi:      vex.ndd.128.66.0f 72 /6 ib        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(72) 206 021 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSLLD, 2, {XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+52395, 432, 3515},
    /*   4 : VPSLLD ymmreg,ymmreg*,xmmrm128 [rvm:      vex.nds.256.66.0f f2 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(f2) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSLLD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64168, 466, 4177},
    /*   5 : VPSLLD ymmreg,xmmrm128 [r+vm:      vex.nds.256.66.0f f2 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(f2) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSLLD, 2, {YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64175, 466, 4177},
    /*   6 : VPSLLD ymmreg,ymmreg*,imm8 [vmi:      vex.ndd.256.66.0f 72 /6 ib        ] AVX2,FUTURE */
        /* 260(001 005) 001(72) 216 022 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSLLD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54363, 466, 4178},
    /*   7 : VPSLLD ymmreg,imm8 [v+mi:      vex.ndd.256.66.0f 72 /6 ib        ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(72) 206 021 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSLLD, 2, {YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+54371, 466, 4178},
    /*   8 : VPSLLD xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:m128: evex.nds.128.66.0f.w0 f2 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 08) 317 001(f2) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41521, 542, 6519},
    /*   9 : VPSLLD xmmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.128.66.0f.w0 f2 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 08) 317 001(f2) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41530, 542, 6519},
    /*  10 : VPSLLD ymmreg|mask|z,ymmreg*,xmmrm128 [rvm:m128: evex.nds.256.66.0f.w0 f2 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 28) 317 001(f2) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLD, 3, {YMMREG,YMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41539, 542, 6520},
    /*  11 : VPSLLD ymmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.256.66.0f.w0 f2 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 28) 317 001(f2) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLD, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41548, 542, 6520},
    /*  12 : VPSLLD zmmreg|mask|z,zmmreg*,xmmrm128 [rvm:m128: evex.nds.512.66.0f.w0 f2 /r       ] AVX512,FUTURE */
        /* 241(f1 7d 48) 317 001(f2) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSLLD, 3, {ZMMREG,ZMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41557, 543, 6521},
    /*  13 : VPSLLD zmmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.512.66.0f.w0 f2 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7d 48) 317 001(f2) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSLLD, 2, {ZMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41566, 543, 6521},
    /*  14 : VPSLLD xmmreg|mask|z,xmmrm128|b32*,imm8 [vmi:fv:   evex.nds.128.66.0f.w0 72 /6 ib    ] AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 08) 301 001(72) 216 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLD, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+20553, 542, 6522},
    /*  15 : VPSLLD xmmreg|mask|z,imm8 [v+mi:fv:   evex.nds.128.66.0f.w0 72 /6 ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 08) 301 001(72) 206 021 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLD, 2, {XMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20563, 542, 6522},
    /*  16 : VPSLLD ymmreg|mask|z,ymmrm256|b32*,imm8 [vmi:fv:   evex.nds.256.66.0f.w0 72 /6 ib    ] AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 28) 301 001(72) 216 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLD, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+20573, 542, 6523},
    /*  17 : VPSLLD ymmreg|mask|z,imm8 [v+mi:fv:   evex.nds.256.66.0f.w0 72 /6 ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 28) 301 001(72) 206 021 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLD, 2, {YMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20583, 542, 6523},
    /*  18 : VPSLLD zmmreg|mask|z,zmmrm512|b32*,imm8 [vmi:fv:   evex.nds.512.66.0f.w0 72 /6 ib    ] AVX512,FUTURE */
        /* 240(f1 7d 48) 301 001(72) 216 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSLLD, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+20593, 543, 6524},
    /*  19 : VPSLLD zmmreg|mask|z,imm8 [v+mi:fv:   evex.nds.512.66.0f.w0 72 /6 ib    ] ND,AVX512,FUTURE */
        /* 240(f1 7d 48) 301 001(72) 206 021 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSLLD, 2, {ZMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20603, 543, 6524},
};

static const struct itemplate instrux_VPSLLQ[20] = {
    /*   0 : VPSLLQ xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f f3 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(f3) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSLLQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61144, 432, 3516},
    /*   1 : VPSLLQ xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f f3 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(f3) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSLLQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61151, 432, 3516},
    /*   2 : VPSLLQ xmmreg,xmmreg*,imm8 [vmi:      vex.ndd.128.66.0f 73 /6 ib        ] AVX,SANDYBRIDGE */
        /* 260(001 001) 001(73) 216 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSLLQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52403, 432, 3517},
    /*   3 : VPSLLQ xmmreg,imm8 [v+mi:      vex.ndd.128.66.0f 73 /6 ib        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(73) 206 021 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSLLQ, 2, {XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+52411, 432, 3517},
    /*   4 : VPSLLQ ymmreg,ymmreg*,xmmrm128 [rvm:      vex.nds.256.66.0f f3 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(f3) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSLLQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64182, 466, 4179},
    /*   5 : VPSLLQ ymmreg,xmmrm128 [r+vm:      vex.nds.256.66.0f f3 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(f3) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSLLQ, 2, {YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64189, 466, 4179},
    /*   6 : VPSLLQ ymmreg,ymmreg*,imm8 [vmi:      vex.ndd.256.66.0f 73 /6 ib        ] AVX2,FUTURE */
        /* 260(001 005) 001(73) 216 022 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSLLQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54379, 466, 4180},
    /*   7 : VPSLLQ ymmreg,imm8 [v+mi:      vex.ndd.256.66.0f 73 /6 ib        ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(73) 206 021 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSLLQ, 2, {YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+54387, 466, 4180},
    /*   8 : VPSLLQ xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:m128: evex.nds.128.66.0f.w1 f3 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 317 001(f3) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41575, 542, 6528},
    /*   9 : VPSLLQ xmmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.128.66.0f.w1 f3 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 317 001(f3) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41584, 542, 6528},
    /*  10 : VPSLLQ ymmreg|mask|z,ymmreg*,xmmrm128 [rvm:m128: evex.nds.256.66.0f.w1 f3 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 317 001(f3) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLQ, 3, {YMMREG,YMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41593, 542, 6529},
    /*  11 : VPSLLQ ymmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.256.66.0f.w1 f3 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 317 001(f3) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLQ, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41602, 542, 6529},
    /*  12 : VPSLLQ zmmreg|mask|z,zmmreg*,xmmrm128 [rvm:m128: evex.nds.512.66.0f.w1 f3 /r       ] AVX512,FUTURE */
        /* 241(f1 fd 48) 317 001(f3) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSLLQ, 3, {ZMMREG,ZMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41611, 543, 6530},
    /*  13 : VPSLLQ zmmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.512.66.0f.w1 f3 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 317 001(f3) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSLLQ, 2, {ZMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41620, 543, 6530},
    /*  14 : VPSLLQ xmmreg|mask|z,xmmrm128|b64*,imm8 [vmi:fv:   evex.nds.128.66.0f.w1 73 /6 ib    ] AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(73) 216 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLQ, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+20673, 542, 6531},
    /*  15 : VPSLLQ xmmreg|mask|z,imm8 [v+mi:fv:   evex.nds.128.66.0f.w1 73 /6 ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(73) 206 021 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLQ, 2, {XMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20683, 542, 6531},
    /*  16 : VPSLLQ ymmreg|mask|z,ymmrm256|b64*,imm8 [vmi:fv:   evex.nds.256.66.0f.w1 73 /6 ib    ] AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(73) 216 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLQ, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+20693, 542, 6532},
    /*  17 : VPSLLQ ymmreg|mask|z,imm8 [v+mi:fv:   evex.nds.256.66.0f.w1 73 /6 ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(73) 206 021 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLQ, 2, {YMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20703, 542, 6532},
    /*  18 : VPSLLQ zmmreg|mask|z,zmmrm512|b64*,imm8 [vmi:fv:   evex.nds.512.66.0f.w1 73 /6 ib    ] AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(73) 216 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSLLQ, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+20713, 543, 6533},
    /*  19 : VPSLLQ zmmreg|mask|z,imm8 [v+mi:fv:   evex.nds.512.66.0f.w1 73 /6 ib    ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(73) 206 021 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSLLQ, 2, {ZMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20723, 543, 6533},
};

static const struct itemplate instrux_VPSRAW[20] = {
    /*   0 : VPSRAW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f e1 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(e1) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRAW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61158, 432, 3518},
    /*   1 : VPSRAW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f e1 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(e1) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRAW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61165, 432, 3518},
    /*   2 : VPSRAW xmmreg,xmmreg*,imm8 [vmi:      vex.ndd.128.66.0f 71 /4 ib        ] AVX,SANDYBRIDGE */
        /* 260(001 001) 001(71) 214 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRAW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52419, 432, 3519},
    /*   3 : VPSRAW xmmreg,imm8 [v+mi:      vex.ndd.128.66.0f 71 /4 ib        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(71) 204 021 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRAW, 2, {XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+52427, 432, 3519},
    /*   4 : VPSRAW ymmreg,ymmreg*,xmmrm128 [rvm:      vex.nds.256.66.0f e1 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(e1) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRAW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64196, 466, 4181},
    /*   5 : VPSRAW ymmreg,xmmrm128 [r+vm:      vex.nds.256.66.0f e1 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(e1) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRAW, 2, {YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64203, 466, 4181},
    /*   6 : VPSRAW ymmreg,ymmreg*,imm8 [vmi:      vex.ndd.256.66.0f 71 /4 ib        ] AVX2,FUTURE */
        /* 260(001 005) 001(71) 214 022 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRAW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54395, 466, 4182},
    /*   7 : VPSRAW ymmreg,imm8 [v+mi:      vex.ndd.256.66.0f 71 /4 ib        ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(71) 204 021 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRAW, 2, {YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+54403, 466, 4182},
    /*   8 : VPSRAW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:m128: evex.nds.128.66.0f.wig e1 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 317 001(e1) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRAW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42115, 554, 6570},
    /*   9 : VPSRAW xmmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.128.66.0f.wig e1 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 317 001(e1) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRAW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42124, 554, 6570},
    /*  10 : VPSRAW ymmreg|mask|z,ymmreg*,xmmrm128 [rvm:m128: evex.nds.256.66.0f.wig e1 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 317 001(e1) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRAW, 3, {YMMREG,YMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42133, 554, 6571},
    /*  11 : VPSRAW ymmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.256.66.0f.wig e1 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 317 001(e1) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRAW, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42142, 554, 6571},
    /*  12 : VPSRAW zmmreg|mask|z,zmmreg*,xmmrm128 [rvm:m128: evex.nds.512.66.0f.wig e1 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 317 001(e1) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSRAW, 3, {ZMMREG,ZMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42151, 555, 6572},
    /*  13 : VPSRAW zmmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.512.66.0f.wig e1 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 317 001(e1) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSRAW, 2, {ZMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42160, 555, 6572},
    /*  14 : VPSRAW xmmreg|mask|z,xmmrm128*,imm8 [vmi:fvm:  evex.nds.128.66.0f.wig 71 /4 ib   ] AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(71) 214 022 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRAW, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20913, 554, 6573},
    /*  15 : VPSRAW xmmreg|mask|z,imm8 [v+mi:fvm:  evex.nds.128.66.0f.wig 71 /4 ib   ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(71) 204 021 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRAW, 2, {XMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20923, 554, 6573},
    /*  16 : VPSRAW ymmreg|mask|z,ymmrm256*,imm8 [vmi:fvm:  evex.nds.256.66.0f.wig 71 /4 ib   ] AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(71) 214 022 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRAW, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20933, 554, 6574},
    /*  17 : VPSRAW ymmreg|mask|z,imm8 [v+mi:fvm:  evex.nds.256.66.0f.wig 71 /4 ib   ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(71) 204 021 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRAW, 2, {YMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20943, 554, 6574},
    /*  18 : VPSRAW zmmreg|mask|z,zmmrm512*,imm8 [vmi:fvm:  evex.nds.512.66.0f.wig 71 /4 ib   ] AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(71) 214 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSRAW, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20953, 555, 6575},
    /*  19 : VPSRAW zmmreg|mask|z,imm8 [v+mi:fvm:  evex.nds.512.66.0f.wig 71 /4 ib   ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(71) 204 021 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSRAW, 2, {ZMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20963, 555, 6575},
};

static const struct itemplate instrux_VPSRAD[20] = {
    /*   0 : VPSRAD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f e2 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(e2) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRAD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61172, 432, 3520},
    /*   1 : VPSRAD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f e2 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(e2) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRAD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61179, 432, 3520},
    /*   2 : VPSRAD xmmreg,xmmreg*,imm8 [vmi:      vex.ndd.128.66.0f 72 /4 ib        ] AVX,SANDYBRIDGE */
        /* 260(001 001) 001(72) 214 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRAD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52435, 432, 3521},
    /*   3 : VPSRAD xmmreg,imm8 [v+mi:      vex.ndd.128.66.0f 72 /4 ib        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(72) 204 021 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRAD, 2, {XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+52443, 432, 3521},
    /*   4 : VPSRAD ymmreg,ymmreg*,xmmrm128 [rvm:      vex.nds.256.66.0f e2 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(e2) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRAD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64210, 466, 4183},
    /*   5 : VPSRAD ymmreg,xmmrm128 [r+vm:      vex.nds.256.66.0f e2 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(e2) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRAD, 2, {YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64217, 466, 4183},
    /*   6 : VPSRAD ymmreg,ymmreg*,imm8 [vmi:      vex.ndd.256.66.0f 72 /4 ib        ] AVX2,FUTURE */
        /* 260(001 005) 001(72) 214 022 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRAD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54411, 466, 4184},
    /*   7 : VPSRAD ymmreg,imm8 [v+mi:      vex.ndd.256.66.0f 72 /4 ib        ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(72) 204 021 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRAD, 2, {YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+54419, 466, 4184},
    /*   8 : VPSRAD xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:m128: evex.nds.128.66.0f.w0 e2 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 08) 317 001(e2) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41845, 542, 6549},
    /*   9 : VPSRAD xmmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.128.66.0f.w0 e2 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 08) 317 001(e2) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41854, 542, 6549},
    /*  10 : VPSRAD ymmreg|mask|z,ymmreg*,xmmrm128 [rvm:m128: evex.nds.256.66.0f.w0 e2 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 28) 317 001(e2) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAD, 3, {YMMREG,YMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41863, 542, 6550},
    /*  11 : VPSRAD ymmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.256.66.0f.w0 e2 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 28) 317 001(e2) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAD, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41872, 542, 6550},
    /*  12 : VPSRAD zmmreg|mask|z,zmmreg*,xmmrm128 [rvm:m128: evex.nds.512.66.0f.w0 e2 /r       ] AVX512,FUTURE */
        /* 241(f1 7d 48) 317 001(e2) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRAD, 3, {ZMMREG,ZMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41881, 543, 6551},
    /*  13 : VPSRAD zmmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.512.66.0f.w0 e2 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7d 48) 317 001(e2) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRAD, 2, {ZMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41890, 543, 6551},
    /*  14 : VPSRAD xmmreg|mask|z,xmmrm128|b32*,imm8 [vmi:fv:   evex.nds.128.66.0f.w0 72 /4 ib    ] AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 08) 301 001(72) 214 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAD, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+20793, 542, 6552},
    /*  15 : VPSRAD xmmreg|mask|z,imm8 [v+mi:fv:   evex.nds.128.66.0f.w0 72 /4 ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 08) 301 001(72) 204 021 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAD, 2, {XMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20803, 542, 6552},
    /*  16 : VPSRAD ymmreg|mask|z,ymmrm256|b32*,imm8 [vmi:fv:   evex.nds.256.66.0f.w0 72 /4 ib    ] AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 28) 301 001(72) 214 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAD, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+20813, 542, 6553},
    /*  17 : VPSRAD ymmreg|mask|z,imm8 [v+mi:fv:   evex.nds.256.66.0f.w0 72 /4 ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 28) 301 001(72) 204 021 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAD, 2, {YMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20823, 542, 6553},
    /*  18 : VPSRAD zmmreg|mask|z,zmmrm512|b32*,imm8 [vmi:fv:   evex.nds.512.66.0f.w0 72 /4 ib    ] AVX512,FUTURE */
        /* 240(f1 7d 48) 301 001(72) 214 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRAD, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+20833, 543, 6554},
    /*  19 : VPSRAD zmmreg|mask|z,imm8 [v+mi:fv:   evex.nds.512.66.0f.w0 72 /4 ib    ] ND,AVX512,FUTURE */
        /* 240(f1 7d 48) 301 001(72) 204 021 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRAD, 2, {ZMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20843, 543, 6554},
};

static const struct itemplate instrux_VPSRLW[20] = {
    /*   0 : VPSRLW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f d1 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(d1) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRLW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61186, 432, 3522},
    /*   1 : VPSRLW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f d1 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(d1) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRLW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61193, 432, 3522},
    /*   2 : VPSRLW xmmreg,xmmreg*,imm8 [vmi:      vex.ndd.128.66.0f 71 /2 ib        ] AVX,SANDYBRIDGE */
        /* 260(001 001) 001(71) 212 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRLW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52451, 432, 3523},
    /*   3 : VPSRLW xmmreg,imm8 [v+mi:      vex.ndd.128.66.0f 71 /2 ib        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(71) 202 021 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRLW, 2, {XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+52459, 432, 3523},
    /*   4 : VPSRLW ymmreg,ymmreg*,xmmrm128 [rvm:      vex.nds.256.66.0f d1 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(d1) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRLW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64224, 466, 4186},
    /*   5 : VPSRLW ymmreg,xmmrm128 [r+vm:      vex.nds.256.66.0f d1 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(d1) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRLW, 2, {YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64231, 466, 4186},
    /*   6 : VPSRLW ymmreg,ymmreg*,imm8 [vmi:      vex.ndd.256.66.0f 71 /2 ib        ] AVX2,FUTURE */
        /* 260(001 005) 001(71) 212 022 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRLW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54443, 466, 4187},
    /*   7 : VPSRLW ymmreg,imm8 [v+mi:      vex.ndd.256.66.0f 71 /2 ib        ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(71) 202 021 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRLW, 2, {YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+54451, 466, 4187},
    /*   8 : VPSRLW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:m128: evex.nds.128.66.0f.wig d1 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 317 001(d1) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRLW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42439, 554, 6600},
    /*   9 : VPSRLW xmmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.128.66.0f.wig d1 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 317 001(d1) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRLW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42448, 554, 6600},
    /*  10 : VPSRLW ymmreg|mask|z,ymmreg*,xmmrm128 [rvm:m128: evex.nds.256.66.0f.wig d1 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 317 001(d1) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRLW, 3, {YMMREG,YMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42457, 554, 6601},
    /*  11 : VPSRLW ymmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.256.66.0f.wig d1 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 317 001(d1) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRLW, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42466, 554, 6601},
    /*  12 : VPSRLW zmmreg|mask|z,zmmreg*,xmmrm128 [rvm:m128: evex.nds.512.66.0f.wig d1 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 317 001(d1) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSRLW, 3, {ZMMREG,ZMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42475, 555, 6602},
    /*  13 : VPSRLW zmmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.512.66.0f.wig d1 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 317 001(d1) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSRLW, 2, {ZMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42484, 555, 6602},
    /*  14 : VPSRLW xmmreg|mask|z,xmmrm128*,imm8 [vmi:fvm:  evex.nds.128.66.0f.wig 71 /2 ib   ] AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(71) 212 022 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRLW, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+21153, 554, 6603},
    /*  15 : VPSRLW xmmreg|mask|z,imm8 [v+mi:fvm:  evex.nds.128.66.0f.wig 71 /2 ib   ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(71) 202 021 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRLW, 2, {XMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+21163, 554, 6603},
    /*  16 : VPSRLW ymmreg|mask|z,ymmrm256*,imm8 [vmi:fvm:  evex.nds.256.66.0f.wig 71 /2 ib   ] AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(71) 212 022 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRLW, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+21173, 554, 6604},
    /*  17 : VPSRLW ymmreg|mask|z,imm8 [v+mi:fvm:  evex.nds.256.66.0f.wig 71 /2 ib   ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(71) 202 021 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRLW, 2, {YMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+21183, 554, 6604},
    /*  18 : VPSRLW zmmreg|mask|z,zmmrm512*,imm8 [vmi:fvm:  evex.nds.512.66.0f.wig 71 /2 ib   ] AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(71) 212 022 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSRLW, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+21193, 555, 6605},
    /*  19 : VPSRLW zmmreg|mask|z,imm8 [v+mi:fvm:  evex.nds.512.66.0f.wig 71 /2 ib   ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(71) 202 021 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSRLW, 2, {ZMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+21203, 555, 6605},
};

static const struct itemplate instrux_VPSRLD[20] = {
    /*   0 : VPSRLD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f d2 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(d2) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRLD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61200, 432, 3524},
    /*   1 : VPSRLD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f d2 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(d2) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRLD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61207, 432, 3524},
    /*   2 : VPSRLD xmmreg,xmmreg*,imm8 [vmi:      vex.ndd.128.66.0f 72 /2 ib        ] AVX,SANDYBRIDGE */
        /* 260(001 001) 001(72) 212 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRLD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52467, 432, 3525},
    /*   3 : VPSRLD xmmreg,imm8 [v+mi:      vex.ndd.128.66.0f 72 /2 ib        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(72) 202 021 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRLD, 2, {XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+52475, 432, 3525},
    /*   4 : VPSRLD ymmreg,ymmreg*,xmmrm128 [rvm:      vex.nds.256.66.0f d2 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(d2) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRLD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64238, 466, 4188},
    /*   5 : VPSRLD ymmreg,xmmrm128 [r+vm:      vex.nds.256.66.0f d2 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(d2) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRLD, 2, {YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64245, 466, 4188},
    /*   6 : VPSRLD ymmreg,ymmreg*,imm8 [vmi:      vex.ndd.256.66.0f 72 /2 ib        ] AVX2,FUTURE */
        /* 260(001 005) 001(72) 212 022 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRLD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54459, 466, 4189},
    /*   7 : VPSRLD ymmreg,imm8 [v+mi:      vex.ndd.256.66.0f 72 /2 ib        ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(72) 202 021 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRLD, 2, {YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+54467, 466, 4189},
    /*   8 : VPSRLD xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:m128: evex.nds.128.66.0f.w0 d2 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 08) 317 001(d2) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42169, 542, 6576},
    /*   9 : VPSRLD xmmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.128.66.0f.w0 d2 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 08) 317 001(d2) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42178, 542, 6576},
    /*  10 : VPSRLD ymmreg|mask|z,ymmreg*,xmmrm128 [rvm:m128: evex.nds.256.66.0f.w0 d2 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 28) 317 001(d2) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLD, 3, {YMMREG,YMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42187, 542, 6577},
    /*  11 : VPSRLD ymmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.256.66.0f.w0 d2 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 28) 317 001(d2) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLD, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42196, 542, 6577},
    /*  12 : VPSRLD zmmreg|mask|z,zmmreg*,xmmrm128 [rvm:m128: evex.nds.512.66.0f.w0 d2 /r       ] AVX512,FUTURE */
        /* 241(f1 7d 48) 317 001(d2) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRLD, 3, {ZMMREG,ZMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42205, 543, 6578},
    /*  13 : VPSRLD zmmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.512.66.0f.w0 d2 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7d 48) 317 001(d2) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRLD, 2, {ZMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42214, 543, 6578},
    /*  14 : VPSRLD xmmreg|mask|z,xmmrm128|b32*,imm8 [vmi:fv:   evex.nds.128.66.0f.w0 72 /2 ib    ] AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 08) 301 001(72) 212 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLD, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+20973, 542, 6579},
    /*  15 : VPSRLD xmmreg|mask|z,imm8 [v+mi:fv:   evex.nds.128.66.0f.w0 72 /2 ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 08) 301 001(72) 202 021 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLD, 2, {XMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20983, 542, 6579},
    /*  16 : VPSRLD ymmreg|mask|z,ymmrm256|b32*,imm8 [vmi:fv:   evex.nds.256.66.0f.w0 72 /2 ib    ] AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 28) 301 001(72) 212 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLD, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+20993, 542, 6580},
    /*  17 : VPSRLD ymmreg|mask|z,imm8 [v+mi:fv:   evex.nds.256.66.0f.w0 72 /2 ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 28) 301 001(72) 202 021 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLD, 2, {YMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+21003, 542, 6580},
    /*  18 : VPSRLD zmmreg|mask|z,zmmrm512|b32*,imm8 [vmi:fv:   evex.nds.512.66.0f.w0 72 /2 ib    ] AVX512,FUTURE */
        /* 240(f1 7d 48) 301 001(72) 212 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRLD, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+21013, 543, 6581},
    /*  19 : VPSRLD zmmreg|mask|z,imm8 [v+mi:fv:   evex.nds.512.66.0f.w0 72 /2 ib    ] ND,AVX512,FUTURE */
        /* 240(f1 7d 48) 301 001(72) 202 021 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRLD, 2, {ZMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+21023, 543, 6581},
};

static const struct itemplate instrux_VPSRLQ[20] = {
    /*   0 : VPSRLQ xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f d3 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(d3) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRLQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61214, 432, 3526},
    /*   1 : VPSRLQ xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f d3 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(d3) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRLQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61221, 432, 3526},
    /*   2 : VPSRLQ xmmreg,xmmreg*,imm8 [vmi:      vex.ndd.128.66.0f 73 /2 ib        ] AVX,SANDYBRIDGE */
        /* 260(001 001) 001(73) 212 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRLQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52483, 432, 3527},
    /*   3 : VPSRLQ xmmreg,imm8 [v+mi:      vex.ndd.128.66.0f 73 /2 ib        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(73) 202 021 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSRLQ, 2, {XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+52491, 432, 3527},
    /*   4 : VPSRLQ ymmreg,ymmreg*,xmmrm128 [rvm:      vex.nds.256.66.0f d3 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(d3) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRLQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64252, 466, 4190},
    /*   5 : VPSRLQ ymmreg,xmmrm128 [r+vm:      vex.nds.256.66.0f d3 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(d3) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRLQ, 2, {YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64259, 466, 4190},
    /*   6 : VPSRLQ ymmreg,ymmreg*,imm8 [vmi:      vex.ndd.256.66.0f.wig 73 /2 ib    ] AVX2,FUTURE */
        /* 260(001 005) 001(73) 212 022 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRLQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54475, 466, 4191},
    /*   7 : VPSRLQ ymmreg,imm8 [v+mi:      vex.ndd.256.66.0f.wig 73 /2 ib    ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(73) 202 021 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSRLQ, 2, {YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+54483, 466, 4191},
    /*   8 : VPSRLQ xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:m128: evex.nds.128.66.0f.w1 d3 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 317 001(d3) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42223, 542, 6585},
    /*   9 : VPSRLQ xmmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.128.66.0f.w1 d3 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 317 001(d3) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42232, 542, 6585},
    /*  10 : VPSRLQ ymmreg|mask|z,ymmreg*,xmmrm128 [rvm:m128: evex.nds.256.66.0f.w1 d3 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 317 001(d3) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLQ, 3, {YMMREG,YMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42241, 542, 6586},
    /*  11 : VPSRLQ ymmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.256.66.0f.w1 d3 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 317 001(d3) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLQ, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42250, 542, 6586},
    /*  12 : VPSRLQ zmmreg|mask|z,zmmreg*,xmmrm128 [rvm:m128: evex.nds.512.66.0f.w1 d3 /r       ] AVX512,FUTURE */
        /* 241(f1 fd 48) 317 001(d3) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRLQ, 3, {ZMMREG,ZMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42259, 543, 6587},
    /*  13 : VPSRLQ zmmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.512.66.0f.w1 d3 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 317 001(d3) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRLQ, 2, {ZMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42268, 543, 6587},
    /*  14 : VPSRLQ xmmreg|mask|z,xmmrm128|b64*,imm8 [vmi:fv:   evex.nds.128.66.0f.w1 73 /2 ib    ] AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(73) 212 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLQ, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+21093, 542, 6588},
    /*  15 : VPSRLQ xmmreg|mask|z,imm8 [v+mi:fv:   evex.nds.128.66.0f.w1 73 /2 ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(73) 202 021 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLQ, 2, {XMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+21103, 542, 6588},
    /*  16 : VPSRLQ ymmreg|mask|z,ymmrm256|b64*,imm8 [vmi:fv:   evex.nds.256.66.0f.w1 73 /2 ib    ] AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(73) 212 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLQ, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+21113, 542, 6589},
    /*  17 : VPSRLQ ymmreg|mask|z,imm8 [v+mi:fv:   evex.nds.256.66.0f.w1 73 /2 ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(73) 202 021 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLQ, 2, {YMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+21123, 542, 6589},
    /*  18 : VPSRLQ zmmreg|mask|z,zmmrm512|b64*,imm8 [vmi:fv:   evex.nds.512.66.0f.w1 73 /2 ib    ] AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(73) 212 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRLQ, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+21133, 543, 6590},
    /*  19 : VPSRLQ zmmreg|mask|z,imm8 [v+mi:fv:   evex.nds.512.66.0f.w1 73 /2 ib    ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(73) 202 021 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRLQ, 2, {ZMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+21143, 543, 6590},
};

static const struct itemplate instrux_VPTEST[2] = {
    /*   0 : VPTEST xmmreg,xmmrm128 [rm:       vex.128.66.0f38 17 /r             ] AVX,SANDYBRIDGE */
        /* 270(002 001) 001(17) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPTEST, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61228, 432, 3528},
    /*   1 : VPTEST ymmreg,ymmrm256 [rm:       vex.256.66.0f38 17 /r             ] AVX,SANDYBRIDGE */
        /* 270(002 005) 001(17) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPTEST, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61235, 432, 3529},
};

static const struct itemplate instrux_VPSUBB[10] = {
    /*   0 : VPSUBB xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f f8 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(f8) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSUBB, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61242, 432, 3530},
    /*   1 : VPSUBB xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f f8 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(f8) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSUBB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61249, 432, 3530},
    /*   2 : VPSUBB ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f f8 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(f8) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSUBB, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64266, 466, 4192},
    /*   3 : VPSUBB ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f f8 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(f8) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSUBB, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64273, 466, 4192},
    /*   4 : VPSUBB xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig f8 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(f8) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBB, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42493, 554, 6606},
    /*   5 : VPSUBB xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig f8 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(f8) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBB, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42502, 554, 6606},
    /*   6 : VPSUBB ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig f8 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(f8) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBB, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42511, 554, 6607},
    /*   7 : VPSUBB ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig f8 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(f8) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBB, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42520, 554, 6607},
    /*   8 : VPSUBB zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig f8 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(f8) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSUBB, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42529, 555, 6608},
    /*   9 : VPSUBB zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig f8 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(f8) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSUBB, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42538, 555, 6608},
};

static const struct itemplate instrux_VPSUBW[10] = {
    /*   0 : VPSUBW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f f9 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(f9) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSUBW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61256, 432, 3531},
    /*   1 : VPSUBW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f f9 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(f9) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSUBW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61263, 432, 3531},
    /*   2 : VPSUBW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f f9 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(f9) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSUBW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64280, 466, 4193},
    /*   3 : VPSUBW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f f9 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(f9) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSUBW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64287, 466, 4193},
    /*   4 : VPSUBW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig f9 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(f9) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42871, 554, 6627},
    /*   5 : VPSUBW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig f9 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(f9) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42880, 554, 6627},
    /*   6 : VPSUBW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig f9 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(f9) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42889, 554, 6628},
    /*   7 : VPSUBW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig f9 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(f9) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42898, 554, 6628},
    /*   8 : VPSUBW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig f9 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(f9) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSUBW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42907, 555, 6629},
    /*   9 : VPSUBW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig f9 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(f9) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSUBW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42916, 555, 6629},
};

static const struct itemplate instrux_VPSUBD[10] = {
    /*   0 : VPSUBD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f fa /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(fa) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSUBD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61270, 432, 3532},
    /*   1 : VPSUBD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f fa /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(fa) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSUBD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61277, 432, 3532},
    /*   2 : VPSUBD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f fa /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(fa) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSUBD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64294, 466, 4194},
    /*   3 : VPSUBD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f fa /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(fa) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSUBD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64301, 466, 4194},
    /*   4 : VPSUBD xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f.w0 fa /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 08) 301 001(fa) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSUBD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+42547, 542, 6609},
    /*   5 : VPSUBD xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f.w0 fa /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 08) 301 001(fa) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSUBD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+42556, 542, 6609},
    /*   6 : VPSUBD ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f.w0 fa /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 28) 301 001(fa) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSUBD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+42565, 542, 6610},
    /*   7 : VPSUBD ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f.w0 fa /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 28) 301 001(fa) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSUBD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+42574, 542, 6610},
    /*   8 : VPSUBD zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f.w0 fa /r       ] AVX512,FUTURE */
        /* 241(f1 7d 48) 301 001(fa) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSUBD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+42583, 543, 6611},
    /*   9 : VPSUBD zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f.w0 fa /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7d 48) 301 001(fa) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSUBD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+42592, 543, 6611},
};

static const struct itemplate instrux_VPSUBQ[10] = {
    /*   0 : VPSUBQ xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f fb /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(fb) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSUBQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61284, 432, 3533},
    /*   1 : VPSUBQ xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f fb /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(fb) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSUBQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61291, 432, 3533},
    /*   2 : VPSUBQ ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f fb /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(fb) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSUBQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64308, 466, 4195},
    /*   3 : VPSUBQ ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f fb /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(fb) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSUBQ, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64315, 466, 4195},
    /*   4 : VPSUBQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f.w1 fb /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(fb) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSUBQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+42601, 542, 6612},
    /*   5 : VPSUBQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f.w1 fb /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(fb) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSUBQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+42610, 542, 6612},
    /*   6 : VPSUBQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f.w1 fb /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(fb) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSUBQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+42619, 542, 6613},
    /*   7 : VPSUBQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f.w1 fb /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(fb) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSUBQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+42628, 542, 6613},
    /*   8 : VPSUBQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f.w1 fb /r       ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(fb) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSUBQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+42637, 543, 6614},
    /*   9 : VPSUBQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f.w1 fb /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(fb) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSUBQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+42646, 543, 6614},
};

static const struct itemplate instrux_VPSUBSB[10] = {
    /*   0 : VPSUBSB xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f e8 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(e8) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSUBSB, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61298, 432, 3534},
    /*   1 : VPSUBSB xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f e8 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(e8) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSUBSB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61305, 432, 3534},
    /*   2 : VPSUBSB ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f e8 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(e8) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSUBSB, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64322, 466, 4196},
    /*   3 : VPSUBSB ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f e8 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(e8) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSUBSB, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64329, 466, 4196},
    /*   4 : VPSUBSB xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig e8 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(e8) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBSB, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42655, 554, 6615},
    /*   5 : VPSUBSB xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig e8 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(e8) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBSB, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42664, 554, 6615},
    /*   6 : VPSUBSB ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig e8 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(e8) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBSB, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42673, 554, 6616},
    /*   7 : VPSUBSB ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig e8 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(e8) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBSB, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42682, 554, 6616},
    /*   8 : VPSUBSB zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig e8 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(e8) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSUBSB, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42691, 555, 6617},
    /*   9 : VPSUBSB zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig e8 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(e8) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSUBSB, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42700, 555, 6617},
};

static const struct itemplate instrux_VPSUBSW[10] = {
    /*   0 : VPSUBSW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f e9 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(e9) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSUBSW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61312, 432, 3535},
    /*   1 : VPSUBSW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f e9 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(e9) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSUBSW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61319, 432, 3535},
    /*   2 : VPSUBSW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f e9 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(e9) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSUBSW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64336, 466, 4197},
    /*   3 : VPSUBSW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f e9 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(e9) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSUBSW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64343, 466, 4197},
    /*   4 : VPSUBSW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig e9 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(e9) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBSW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42709, 554, 6618},
    /*   5 : VPSUBSW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig e9 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(e9) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBSW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42718, 554, 6618},
    /*   6 : VPSUBSW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig e9 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(e9) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBSW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42727, 554, 6619},
    /*   7 : VPSUBSW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig e9 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(e9) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBSW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42736, 554, 6619},
    /*   8 : VPSUBSW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig e9 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(e9) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSUBSW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42745, 555, 6620},
    /*   9 : VPSUBSW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig e9 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(e9) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSUBSW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42754, 555, 6620},
};

static const struct itemplate instrux_VPSUBUSB[10] = {
    /*   0 : VPSUBUSB xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f d8 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(d8) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSUBUSB, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61326, 432, 3536},
    /*   1 : VPSUBUSB xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f d8 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(d8) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSUBUSB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61333, 432, 3536},
    /*   2 : VPSUBUSB ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f d8 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(d8) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSUBUSB, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64350, 466, 4198},
    /*   3 : VPSUBUSB ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f d8 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(d8) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSUBUSB, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64357, 466, 4198},
    /*   4 : VPSUBUSB xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig d8 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(d8) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBUSB, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42763, 554, 6621},
    /*   5 : VPSUBUSB xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig d8 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(d8) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBUSB, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42772, 554, 6621},
    /*   6 : VPSUBUSB ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig d8 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(d8) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBUSB, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42781, 554, 6622},
    /*   7 : VPSUBUSB ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig d8 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(d8) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBUSB, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42790, 554, 6622},
    /*   8 : VPSUBUSB zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig d8 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(d8) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSUBUSB, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42799, 555, 6623},
    /*   9 : VPSUBUSB zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig d8 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(d8) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSUBUSB, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42808, 555, 6623},
};

static const struct itemplate instrux_VPSUBUSW[10] = {
    /*   0 : VPSUBUSW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f d9 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(d9) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSUBUSW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61340, 432, 3537},
    /*   1 : VPSUBUSW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f d9 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(d9) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPSUBUSW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61347, 432, 3537},
    /*   2 : VPSUBUSW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f d9 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(d9) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSUBUSW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64364, 466, 4199},
    /*   3 : VPSUBUSW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f d9 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(d9) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPSUBUSW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64371, 466, 4199},
    /*   4 : VPSUBUSW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig d9 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(d9) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBUSW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42817, 554, 6624},
    /*   5 : VPSUBUSW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig d9 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(d9) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBUSW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42826, 554, 6624},
    /*   6 : VPSUBUSW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig d9 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(d9) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBUSW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42835, 554, 6625},
    /*   7 : VPSUBUSW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig d9 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(d9) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSUBUSW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42844, 554, 6625},
    /*   8 : VPSUBUSW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig d9 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(d9) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSUBUSW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42853, 555, 6626},
    /*   9 : VPSUBUSW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig d9 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(d9) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSUBUSW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42862, 555, 6626},
};

static const struct itemplate instrux_VPUNPCKHBW[10] = {
    /*   0 : VPUNPCKHBW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 68 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(68) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPUNPCKHBW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61354, 432, 3538},
    /*   1 : VPUNPCKHBW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 68 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(68) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPUNPCKHBW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61361, 432, 3538},
    /*   2 : VPUNPCKHBW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 68 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(68) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPUNPCKHBW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64378, 466, 4200},
    /*   3 : VPUNPCKHBW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 68 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(68) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPUNPCKHBW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64385, 466, 4200},
    /*   4 : VPUNPCKHBW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig 68 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(68) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPUNPCKHBW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43141, 554, 6660},
    /*   5 : VPUNPCKHBW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig 68 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(68) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPUNPCKHBW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43150, 554, 6660},
    /*   6 : VPUNPCKHBW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig 68 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(68) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPUNPCKHBW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43159, 554, 6661},
    /*   7 : VPUNPCKHBW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig 68 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(68) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPUNPCKHBW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43168, 554, 6661},
    /*   8 : VPUNPCKHBW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig 68 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(68) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPUNPCKHBW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43177, 555, 6662},
    /*   9 : VPUNPCKHBW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig 68 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(68) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPUNPCKHBW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43186, 555, 6662},
};

static const struct itemplate instrux_VPUNPCKHWD[10] = {
    /*   0 : VPUNPCKHWD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 69 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(69) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPUNPCKHWD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61368, 432, 3539},
    /*   1 : VPUNPCKHWD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 69 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(69) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPUNPCKHWD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61375, 432, 3539},
    /*   2 : VPUNPCKHWD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 69 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(69) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPUNPCKHWD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64392, 466, 4201},
    /*   3 : VPUNPCKHWD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 69 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(69) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPUNPCKHWD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64399, 466, 4201},
    /*   4 : VPUNPCKHWD xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig 69 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(69) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPUNPCKHWD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43303, 554, 6669},
    /*   5 : VPUNPCKHWD xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig 69 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(69) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPUNPCKHWD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43312, 554, 6669},
    /*   6 : VPUNPCKHWD ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig 69 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(69) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPUNPCKHWD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43321, 554, 6670},
    /*   7 : VPUNPCKHWD ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig 69 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(69) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPUNPCKHWD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43330, 554, 6670},
    /*   8 : VPUNPCKHWD zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig 69 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(69) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPUNPCKHWD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43339, 555, 6671},
    /*   9 : VPUNPCKHWD zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig 69 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(69) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPUNPCKHWD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43348, 555, 6671},
};

static const struct itemplate instrux_VPUNPCKHDQ[10] = {
    /*   0 : VPUNPCKHDQ xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 6a /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(6a) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPUNPCKHDQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61382, 432, 3540},
    /*   1 : VPUNPCKHDQ xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 6a /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(6a) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPUNPCKHDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61389, 432, 3540},
    /*   2 : VPUNPCKHDQ ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 6a /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(6a) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPUNPCKHDQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64406, 466, 4202},
    /*   3 : VPUNPCKHDQ ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 6a /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(6a) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPUNPCKHDQ, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64413, 466, 4202},
    /*   4 : VPUNPCKHDQ xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f.w0 6a /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 08) 301 001(6a) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPUNPCKHDQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+43195, 542, 6663},
    /*   5 : VPUNPCKHDQ xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f.w0 6a /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 08) 301 001(6a) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPUNPCKHDQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+43204, 542, 6663},
    /*   6 : VPUNPCKHDQ ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f.w0 6a /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 28) 301 001(6a) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPUNPCKHDQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+43213, 542, 6664},
    /*   7 : VPUNPCKHDQ ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f.w0 6a /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 28) 301 001(6a) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPUNPCKHDQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+43222, 542, 6664},
    /*   8 : VPUNPCKHDQ zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f.w0 6a /r       ] AVX512,FUTURE */
        /* 241(f1 7d 48) 301 001(6a) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPUNPCKHDQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+43231, 543, 6665},
    /*   9 : VPUNPCKHDQ zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f.w0 6a /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7d 48) 301 001(6a) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPUNPCKHDQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+43240, 543, 6665},
};

static const struct itemplate instrux_VPUNPCKHQDQ[10] = {
    /*   0 : VPUNPCKHQDQ xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 6d /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(6d) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPUNPCKHQDQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61396, 432, 3541},
    /*   1 : VPUNPCKHQDQ xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 6d /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(6d) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPUNPCKHQDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61403, 432, 3541},
    /*   2 : VPUNPCKHQDQ ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 6d /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(6d) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPUNPCKHQDQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64420, 466, 4203},
    /*   3 : VPUNPCKHQDQ ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 6d /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(6d) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPUNPCKHQDQ, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64427, 466, 4203},
    /*   4 : VPUNPCKHQDQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f.w1 6d /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(6d) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPUNPCKHQDQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+43249, 542, 6666},
    /*   5 : VPUNPCKHQDQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f.w1 6d /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(6d) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPUNPCKHQDQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+43258, 542, 6666},
    /*   6 : VPUNPCKHQDQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f.w1 6d /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(6d) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPUNPCKHQDQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+43267, 542, 6667},
    /*   7 : VPUNPCKHQDQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f.w1 6d /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(6d) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPUNPCKHQDQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+43276, 542, 6667},
    /*   8 : VPUNPCKHQDQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f.w1 6d /r       ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(6d) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPUNPCKHQDQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+43285, 543, 6668},
    /*   9 : VPUNPCKHQDQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f.w1 6d /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(6d) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPUNPCKHQDQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+43294, 543, 6668},
};

static const struct itemplate instrux_VPUNPCKLBW[10] = {
    /*   0 : VPUNPCKLBW xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 60 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(60) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPUNPCKLBW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61410, 432, 3542},
    /*   1 : VPUNPCKLBW xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 60 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(60) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPUNPCKLBW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61417, 432, 3542},
    /*   2 : VPUNPCKLBW ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 60 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(60) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPUNPCKLBW, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64434, 466, 4204},
    /*   3 : VPUNPCKLBW ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 60 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(60) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPUNPCKLBW, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64441, 466, 4204},
    /*   4 : VPUNPCKLBW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig 60 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(60) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPUNPCKLBW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43357, 554, 6672},
    /*   5 : VPUNPCKLBW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig 60 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(60) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPUNPCKLBW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43366, 554, 6672},
    /*   6 : VPUNPCKLBW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig 60 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(60) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPUNPCKLBW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43375, 554, 6673},
    /*   7 : VPUNPCKLBW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig 60 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(60) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPUNPCKLBW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43384, 554, 6673},
    /*   8 : VPUNPCKLBW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig 60 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(60) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPUNPCKLBW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43393, 555, 6674},
    /*   9 : VPUNPCKLBW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig 60 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(60) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPUNPCKLBW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43402, 555, 6674},
};

static const struct itemplate instrux_VPUNPCKLWD[10] = {
    /*   0 : VPUNPCKLWD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 61 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(61) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPUNPCKLWD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61424, 432, 3543},
    /*   1 : VPUNPCKLWD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 61 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(61) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPUNPCKLWD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61431, 432, 3543},
    /*   2 : VPUNPCKLWD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 61 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(61) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPUNPCKLWD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64448, 466, 4205},
    /*   3 : VPUNPCKLWD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 61 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(61) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPUNPCKLWD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64455, 466, 4205},
    /*   4 : VPUNPCKLWD xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f.wig 61 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 08) 303 001(61) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPUNPCKLWD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43519, 554, 6681},
    /*   5 : VPUNPCKLWD xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f.wig 61 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 08) 303 001(61) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPUNPCKLWD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43528, 554, 6681},
    /*   6 : VPUNPCKLWD ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f.wig 61 /r      ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f1 7d 28) 303 001(61) 120 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPUNPCKLWD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43537, 554, 6682},
    /*   7 : VPUNPCKLWD ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f.wig 61 /r      ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f1 7d 28) 303 001(61) 110 : WIG,EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPUNPCKLWD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43546, 554, 6682},
    /*   8 : VPUNPCKLWD zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f.wig 61 /r      ] AVX512BW,FUTURE */
        /* 241(f1 7d 48) 303 001(61) 120 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPUNPCKLWD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43555, 555, 6683},
    /*   9 : VPUNPCKLWD zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f.wig 61 /r      ] ND,AVX512BW,FUTURE */
        /* 240(f1 7d 48) 303 001(61) 110 : WIG,EVEX,PROT,AVX512BW,FUTURE */
        {I_VPUNPCKLWD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43564, 555, 6683},
};

static const struct itemplate instrux_VPUNPCKLDQ[10] = {
    /*   0 : VPUNPCKLDQ xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 62 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(62) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPUNPCKLDQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61438, 432, 3544},
    /*   1 : VPUNPCKLDQ xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 62 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(62) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPUNPCKLDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61445, 432, 3544},
    /*   2 : VPUNPCKLDQ ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 62 /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(62) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPUNPCKLDQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64462, 466, 4206},
    /*   3 : VPUNPCKLDQ ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 62 /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(62) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPUNPCKLDQ, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64469, 466, 4206},
    /*   4 : VPUNPCKLDQ xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f.w0 62 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 08) 301 001(62) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPUNPCKLDQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+43411, 542, 6675},
    /*   5 : VPUNPCKLDQ xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f.w0 62 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 08) 301 001(62) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPUNPCKLDQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+43420, 542, 6675},
    /*   6 : VPUNPCKLDQ ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f.w0 62 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 28) 301 001(62) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPUNPCKLDQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+43429, 542, 6676},
    /*   7 : VPUNPCKLDQ ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f.w0 62 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 28) 301 001(62) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPUNPCKLDQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+43438, 542, 6676},
    /*   8 : VPUNPCKLDQ zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f.w0 62 /r       ] AVX512,FUTURE */
        /* 241(f1 7d 48) 301 001(62) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPUNPCKLDQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+43447, 543, 6677},
    /*   9 : VPUNPCKLDQ zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f.w0 62 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7d 48) 301 001(62) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPUNPCKLDQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+43456, 543, 6677},
};

static const struct itemplate instrux_VPUNPCKLQDQ[10] = {
    /*   0 : VPUNPCKLQDQ xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 6c /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(6c) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPUNPCKLQDQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61452, 432, 3545},
    /*   1 : VPUNPCKLQDQ xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 6c /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(6c) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPUNPCKLQDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61459, 432, 3545},
    /*   2 : VPUNPCKLQDQ ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 6c /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(6c) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPUNPCKLQDQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64476, 466, 4207},
    /*   3 : VPUNPCKLQDQ ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 6c /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(6c) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPUNPCKLQDQ, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64483, 466, 4207},
    /*   4 : VPUNPCKLQDQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f.w1 6c /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(6c) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPUNPCKLQDQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+43465, 542, 6678},
    /*   5 : VPUNPCKLQDQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f.w1 6c /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(6c) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPUNPCKLQDQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+43474, 542, 6678},
    /*   6 : VPUNPCKLQDQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f.w1 6c /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(6c) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPUNPCKLQDQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+43483, 542, 6679},
    /*   7 : VPUNPCKLQDQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f.w1 6c /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(6c) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPUNPCKLQDQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+43492, 542, 6679},
    /*   8 : VPUNPCKLQDQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f.w1 6c /r       ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(6c) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPUNPCKLQDQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+43501, 543, 6680},
    /*   9 : VPUNPCKLQDQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f.w1 6c /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(6c) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPUNPCKLQDQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+43510, 543, 6680},
};

static const struct itemplate instrux_VPXOR[4] = {
    /*   0 : VPXOR xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f ef /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(ef) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPXOR, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61466, 432, 3546},
    /*   1 : VPXOR xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f ef /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(ef) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPXOR, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61473, 432, 3546},
    /*   2 : VPXOR ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f ef /r           ] AVX2,FUTURE */
        /* 261(001 005) 001(ef) 120 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPXOR, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64490, 466, 4208},
    /*   3 : VPXOR ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f ef /r           ] ND,AVX2,FUTURE */
        /* 260(001 005) 001(ef) 110 : NOAPX,WIG,VEX,AVX2,FUTURE */
        {I_VPXOR, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64497, 466, 4208},
};

static const struct itemplate instrux_VRCPPS[2] = {
    /*   0 : VRCPPS xmmreg,xmmrm128 [rm:       vex.128.0f 53 /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 000) 001(53) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VRCPPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61480, 432, 3547},
    /*   1 : VRCPPS ymmreg,ymmrm256 [rm:       vex.256.0f 53 /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 004) 001(53) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VRCPPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61487, 432, 3548},
};

static const struct itemplate instrux_VRCPSS[2] = {
    /*   0 : VRCPSS xmmreg,xmmreg*,xmmrm32 [rvm:      vex.nds.lig.f3.0f 53 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(53) 120 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VRCPSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61494, 439, 3549},
    /*   1 : VRCPSS xmmreg,xmmrm32 [r+vm:      vex.nds.lig.f3.0f 53 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(53) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VRCPSS, 2, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61501, 439, 3549},
};

static const struct itemplate instrux_VRSQRTPS[2] = {
    /*   0 : VRSQRTPS xmmreg,xmmrm128 [rm:       vex.128.0f 52 /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 000) 001(52) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VRSQRTPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61508, 432, 3550},
    /*   1 : VRSQRTPS ymmreg,ymmrm256 [rm:       vex.256.0f 52 /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 004) 001(52) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VRSQRTPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61515, 432, 3551},
};

static const struct itemplate instrux_VRSQRTSS[2] = {
    /*   0 : VRSQRTSS xmmreg,xmmreg*,xmmrm32 [rvm:      vex.nds.lig.f3.0f 52 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(52) 120 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VRSQRTSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61522, 439, 3552},
    /*   1 : VRSQRTSS xmmreg,xmmrm32 [r+vm:      vex.nds.lig.f3.0f 52 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(52) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VRSQRTSS, 2, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61529, 439, 3552},
};

static const struct itemplate instrux_VROUNDPD[2] = {
    /*   0 : VROUNDPD xmmreg,xmmrm128,imm8 [rmi:      vex.128.66.0f3a 09 /r ib          ] AVX,SANDYBRIDGE */
        /* 270(003 001) 001(09) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VROUNDPD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52499, 432, 3553},
    /*   1 : VROUNDPD ymmreg,ymmrm256,imm8 [rmi:      vex.256.66.0f3a 09 /r ib          ] AVX,SANDYBRIDGE */
        /* 270(003 005) 001(09) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VROUNDPD, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52507, 432, 3554},
};

static const struct itemplate instrux_VROUNDPS[2] = {
    /*   0 : VROUNDPS xmmreg,xmmrm128,imm8 [rmi:      vex.128.66.0f3a 08 /r ib          ] AVX,SANDYBRIDGE */
        /* 270(003 001) 001(08) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VROUNDPS, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52515, 432, 3555},
    /*   1 : VROUNDPS ymmreg,ymmrm256,imm8 [rmi:      vex.256.66.0f3a 08 /r ib          ] AVX,SANDYBRIDGE */
        /* 270(003 005) 001(08) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VROUNDPS, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52523, 432, 3556},
};

static const struct itemplate instrux_VROUNDSD[2] = {
    /*   0 : VROUNDSD xmmreg,xmmreg*,xmmrm64,imm8 [rvmi:     vex.nds.128.66.0f3a 0b /r ib      ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(0b) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VROUNDSD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52531, 432, 3557},
    /*   1 : VROUNDSD xmmreg,xmmrm64,imm8 [r+vmi:     vex.nds.128.66.0f3a 0b /r ib      ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(0b) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VROUNDSD, 3, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52539, 432, 3557},
};

static const struct itemplate instrux_VROUNDSS[2] = {
    /*   0 : VROUNDSS xmmreg,xmmreg*,xmmrm32,imm8 [rvmi:     vex.nds.128.66.0f3a 0a /r ib      ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(0a) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VROUNDSS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52547, 432, 3558},
    /*   1 : VROUNDSS xmmreg,xmmrm32,imm8 [r+vmi:     vex.nds.128.66.0f3a 0a /r ib      ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(0a) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VROUNDSS, 3, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52555, 432, 3558},
};

static const struct itemplate instrux_VSHUFPD[10] = {
    /*   0 : VSHUFPD xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     vex.nds.128.66.0f c6 /r ib        ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(c6) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSHUFPD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52563, 432, 3559},
    /*   1 : VSHUFPD xmmreg,xmmrm128,imm8 [r+vmi:     vex.nds.128.66.0f c6 /r ib        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(c6) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSHUFPD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52571, 432, 3559},
    /*   2 : VSHUFPD ymmreg,ymmreg*,ymmrm256,imm8 [rvmi:     vex.nds.256.66.0f c6 /r ib        ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(c6) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSHUFPD, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52579, 432, 3560},
    /*   3 : VSHUFPD ymmreg,ymmrm256,imm8 [r+vmi:     vex.nds.256.66.0f c6 /r ib        ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(c6) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSHUFPD, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52587, 432, 3560},
    /*   4 : VSHUFPD xmmreg|mask|z,xmmreg*,xmmrm128|b64,imm8 [rvmi:fv:  evex.nds.128.66.0f.w1 c6 /r ib    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c6) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSHUFPD, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+22043, 542, 6778},
    /*   5 : VSHUFPD xmmreg|mask|z,xmmrm128|b64,imm8 [r+vmi:fv:  evex.nds.128.66.0f.w1 c6 /r ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(c6) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSHUFPD, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+22053, 542, 6778},
    /*   6 : VSHUFPD ymmreg|mask|z,ymmreg*,ymmrm256|b64,imm8 [rvmi:fv:  evex.nds.256.66.0f.w1 c6 /r ib    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c6) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSHUFPD, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+22063, 542, 6779},
    /*   7 : VSHUFPD ymmreg|mask|z,ymmrm256|b64,imm8 [r+vmi:fv:  evex.nds.256.66.0f.w1 c6 /r ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(c6) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSHUFPD, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+22073, 542, 6779},
    /*   8 : VSHUFPD zmmreg|mask|z,zmmreg*,zmmrm512|b64,imm8 [rvmi:fv:  evex.nds.512.66.0f.w1 c6 /r ib    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c6) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VSHUFPD, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+22083, 543, 6780},
    /*   9 : VSHUFPD zmmreg|mask|z,zmmrm512|b64,imm8 [r+vmi:fv:  evex.nds.512.66.0f.w1 c6 /r ib    ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(c6) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VSHUFPD, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+22093, 543, 6780},
};

static const struct itemplate instrux_VSHUFPS[10] = {
    /*   0 : VSHUFPS xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     vex.nds.128.0f c6 /r ib           ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(c6) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSHUFPS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52595, 432, 3561},
    /*   1 : VSHUFPS xmmreg,xmmrm128,imm8 [r+vmi:     vex.nds.128.0f c6 /r ib           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(c6) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSHUFPS, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52603, 432, 3561},
    /*   2 : VSHUFPS ymmreg,ymmreg*,ymmrm256,imm8 [rvmi:     vex.nds.256.0f c6 /r ib           ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(c6) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSHUFPS, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52611, 432, 3562},
    /*   3 : VSHUFPS ymmreg,ymmrm256,imm8 [r+vmi:     vex.nds.256.0f c6 /r ib           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(c6) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSHUFPS, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52619, 432, 3562},
    /*   4 : VSHUFPS xmmreg|mask|z,xmmreg*,xmmrm128|b32,imm8 [rvmi:fv:  evex.nds.128.0f.w0 c6 /r ib       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c6) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSHUFPS, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+22103, 542, 6781},
    /*   5 : VSHUFPS xmmreg|mask|z,xmmrm128|b32,imm8 [r+vmi:fv:  evex.nds.128.0f.w0 c6 /r ib       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7c 08) 301 001(c6) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSHUFPS, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+22113, 542, 6781},
    /*   6 : VSHUFPS ymmreg|mask|z,ymmreg*,ymmrm256|b32,imm8 [rvmi:fv:  evex.nds.256.0f.w0 c6 /r ib       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c6) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSHUFPS, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+22123, 542, 6782},
    /*   7 : VSHUFPS ymmreg|mask|z,ymmrm256|b32,imm8 [r+vmi:fv:  evex.nds.256.0f.w0 c6 /r ib       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7c 28) 301 001(c6) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSHUFPS, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+22133, 542, 6782},
    /*   8 : VSHUFPS zmmreg|mask|z,zmmreg*,zmmrm512|b32,imm8 [rvmi:fv:  evex.nds.512.0f.w0 c6 /r ib       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c6) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VSHUFPS, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+22143, 543, 6783},
    /*   9 : VSHUFPS zmmreg|mask|z,zmmrm512|b32,imm8 [r+vmi:fv:  evex.nds.512.0f.w0 c6 /r ib       ] ND,AVX512,FUTURE */
        /* 240(f1 7c 48) 301 001(c6) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VSHUFPS, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+22153, 543, 6783},
};

static const struct itemplate instrux_VSQRTPD[5] = {
    /*   0 : VSQRTPD xmmreg,xmmrm128 [rm:       vex.128.66.0f 51 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 001) 001(51) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSQRTPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61536, 432, 3563},
    /*   1 : VSQRTPD ymmreg,ymmrm256 [rm:       vex.256.66.0f 51 /r               ] AVX,SANDYBRIDGE */
        /* 270(001 005) 001(51) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSQRTPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61543, 432, 3564},
    /*   2 : VSQRTPD xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.66.0f.w1 51 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 08) 301 001(51) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSQRTPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+44113, 542, 6784},
    /*   3 : VSQRTPD ymmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.66.0f.w1 51 /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 28) 301 001(51) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSQRTPD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+44122, 542, 6785},
    /*   4 : VSQRTPD zmmreg|mask|z,zmmrm512|b64|er [rm:fv:    evex.512.66.0f.w1 51 /r           ] AVX512,FUTURE */
        /* 250(f1 fd 48) 301 001(51) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VSQRTPD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|ER,0,0,0}, nasm_bytecodes+44131, 543, 6786},
};

static const struct itemplate instrux_VSQRTPS[5] = {
    /*   0 : VSQRTPS xmmreg,xmmrm128 [rm:       vex.128.0f 51 /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 000) 001(51) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSQRTPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61550, 432, 3565},
    /*   1 : VSQRTPS ymmreg,ymmrm256 [rm:       vex.256.0f 51 /r                  ] AVX,SANDYBRIDGE */
        /* 270(001 004) 001(51) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSQRTPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61557, 432, 3566},
    /*   2 : VSQRTPS xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.0f.w0 51 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 08) 301 001(51) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSQRTPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+44140, 542, 6787},
    /*   3 : VSQRTPS ymmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.0f.w0 51 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 28) 301 001(51) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSQRTPS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+44149, 542, 6788},
    /*   4 : VSQRTPS zmmreg|mask|z,zmmrm512|b32|er [rm:fv:    evex.512.0f.w0 51 /r              ] AVX512,FUTURE */
        /* 250(f1 7c 48) 301 001(51) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VSQRTPS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+44158, 543, 6789},
};

static const struct itemplate instrux_VSQRTSD[4] = {
    /*   0 : VSQRTSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f 51 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(51) 120 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSQRTSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61564, 439, 3567},
    /*   1 : VSQRTSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f 51 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(51) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSQRTSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61571, 439, 3567},
    /*   2 : VSQRTSD xmmreg|mask|z,xmmreg*,xmmrm64|er [rvm:t1s:  evex.nds.lig.f2.0f.w1 51 /r       ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(51) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VSQRTSD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+44167, 544, 6790},
    /*   3 : VSQRTSD xmmreg|mask|z,xmmrm64|er [r+vm:t1s:  evex.nds.lig.f2.0f.w1 51 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 ff 08) 306 001(51) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VSQRTSD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+44176, 544, 6790},
};

static const struct itemplate instrux_VSQRTSS[4] = {
    /*   0 : VSQRTSS xmmreg,xmmreg*,xmmrm32 [rvm:      vex.nds.lig.f3.0f 51 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(51) 120 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSQRTSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61578, 439, 3568},
    /*   1 : VSQRTSS xmmreg,xmmrm32 [r+vm:      vex.nds.lig.f3.0f 51 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(51) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSQRTSS, 2, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61585, 439, 3568},
    /*   2 : VSQRTSS xmmreg|mask|z,xmmreg*,xmmrm32|er [rvm:t1s:  evex.nds.lig.f3.0f.w0 51 /r       ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(51) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VSQRTSS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+44185, 544, 6791},
    /*   3 : VSQRTSS xmmreg|mask|z,xmmrm32|er [r+vm:t1s:  evex.nds.lig.f3.0f.w0 51 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7e 08) 306 001(51) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VSQRTSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+44194, 544, 6791},
};

static const struct itemplate instrux_VSTMXCSR[1] = {
    /*   0 : VSTMXCSR mem32 [m:        vex.128.0f ae /3                  ] AVX,SANDYBRIDGE */
        /* 270(001 000) 001(ae) 203 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSTMXCSR, 1, {MEMORY|BITS32|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+61592, 432, 3569},
};

static const struct itemplate instrux_VSUBPD[10] = {
    /*   0 : VSUBPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 5c /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(5c) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSUBPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61599, 432, 3570},
    /*   1 : VSUBPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 5c /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(5c) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSUBPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61606, 432, 3570},
    /*   2 : VSUBPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 5c /r           ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(5c) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSUBPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61613, 432, 3571},
    /*   3 : VSUBPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 5c /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(5c) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSUBPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61620, 432, 3571},
    /*   4 : VSUBPD xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f.w1 5c /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(5c) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSUBPD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+44203, 542, 6792},
    /*   5 : VSUBPD xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f.w1 5c /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(5c) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSUBPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+44212, 542, 6792},
    /*   6 : VSUBPD ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f.w1 5c /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(5c) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSUBPD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+44221, 542, 6793},
    /*   7 : VSUBPD ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f.w1 5c /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(5c) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSUBPD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+44230, 542, 6793},
    /*   8 : VSUBPD zmmreg|mask|z,zmmreg*,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f.w1 5c /r       ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(5c) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VSUBPD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+44239, 543, 6794},
    /*   9 : VSUBPD zmmreg|mask|z,zmmrm512|b64|er [r+vm:fv:   evex.nds.512.66.0f.w1 5c /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(5c) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VSUBPD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|ER,0,0,0}, nasm_bytecodes+44248, 543, 6794},
};

static const struct itemplate instrux_VSUBPS[10] = {
    /*   0 : VSUBPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f 5c /r              ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(5c) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSUBPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61627, 432, 3572},
    /*   1 : VSUBPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f 5c /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(5c) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSUBPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61634, 432, 3572},
    /*   2 : VSUBPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f 5c /r              ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(5c) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSUBPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61641, 432, 3573},
    /*   3 : VSUBPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f 5c /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(5c) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSUBPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61648, 432, 3573},
    /*   4 : VSUBPS xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.0f.w0 5c /r          ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(5c) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSUBPS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+44257, 542, 6795},
    /*   5 : VSUBPS xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.0f.w0 5c /r          ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7c 08) 301 001(5c) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSUBPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+44266, 542, 6795},
    /*   6 : VSUBPS ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.0f.w0 5c /r          ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(5c) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSUBPS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+44275, 542, 6796},
    /*   7 : VSUBPS ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.0f.w0 5c /r          ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7c 28) 301 001(5c) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSUBPS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+44284, 542, 6796},
    /*   8 : VSUBPS zmmreg|mask|z,zmmreg*,zmmrm512|b32|er [rvm:fv:   evex.nds.512.0f.w0 5c /r          ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(5c) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VSUBPS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+44293, 543, 6797},
    /*   9 : VSUBPS zmmreg|mask|z,zmmrm512|b32|er [r+vm:fv:   evex.nds.512.0f.w0 5c /r          ] ND,AVX512,FUTURE */
        /* 240(f1 7c 48) 301 001(5c) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VSUBPS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+44302, 543, 6797},
};

static const struct itemplate instrux_VSUBSD[4] = {
    /*   0 : VSUBSD xmmreg,xmmreg*,xmmrm64 [rvm:      vex.nds.lig.f2.0f 5c /r           ] AVX,SANDYBRIDGE */
        /* 261(001 003) 001(5c) 120 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSUBSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61655, 439, 3574},
    /*   1 : VSUBSD xmmreg,xmmrm64 [r+vm:      vex.nds.lig.f2.0f 5c /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 003) 001(5c) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSUBSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61662, 439, 3574},
    /*   2 : VSUBSD xmmreg|mask|z,xmmreg*,xmmrm64|er [rvm:t1s:  evex.nds.lig.f2.0f.w1 5c /r       ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(5c) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VSUBSD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+44311, 544, 6798},
    /*   3 : VSUBSD xmmreg|mask|z,xmmrm64|er [r+vm:t1s:  evex.nds.lig.f2.0f.w1 5c /r       ] ND,AVX512,FUTURE */
        /* 240(f1 ff 08) 306 001(5c) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VSUBSD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+44320, 544, 6798},
};

static const struct itemplate instrux_VSUBSS[4] = {
    /*   0 : VSUBSS xmmreg,xmmreg*,xmmrm32 [rvm:      vex.nds.lig.f3.0f 5c /r           ] AVX,SANDYBRIDGE */
        /* 261(001 002) 001(5c) 120 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSUBSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61669, 439, 3575},
    /*   1 : VSUBSS xmmreg,xmmrm32 [r+vm:      vex.nds.lig.f3.0f 5c /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 002) 001(5c) 110 : NOAPX,LIG,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VSUBSS, 2, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61676, 439, 3575},
    /*   2 : VSUBSS xmmreg|mask|z,xmmreg*,xmmrm32|er [rvm:t1s:  evex.nds.lig.f3.0f.w0 5c /r       ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(5c) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VSUBSS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+44329, 544, 6799},
    /*   3 : VSUBSS xmmreg|mask|z,xmmrm32|er [r+vm:t1s:  evex.nds.lig.f3.0f.w0 5c /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7e 08) 306 001(5c) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VSUBSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+44338, 544, 6799},
};

static const struct itemplate instrux_VTESTPS[2] = {
    /*   0 : VTESTPS xmmreg,xmmrm128 [rm:       vex.128.66.0f38.w0 0e /r          ] FL,AVX,SANDYBRIDGE */
        /* 270(002 001) 001(0e) 110 : NOAPX,FL,VEX,AVX,SANDYBRIDGE */
        {I_VTESTPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61683, 456, 3576},
    /*   1 : VTESTPS ymmreg,ymmrm256 [rm:       vex.256.66.0f38.w0 0e /r          ] FL,AVX,SANDYBRIDGE */
        /* 270(002 005) 001(0e) 110 : NOAPX,FL,VEX,AVX,SANDYBRIDGE */
        {I_VTESTPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61690, 456, 3577},
};

static const struct itemplate instrux_VTESTPD[2] = {
    /*   0 : VTESTPD xmmreg,xmmrm128 [rm:       vex.128.66.0f38.w0 0f /r          ] AVX,SANDYBRIDGE */
        /* 270(002 001) 001(0f) 110 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VTESTPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61697, 440, 3578},
    /*   1 : VTESTPD ymmreg,ymmrm256 [rm:       vex.256.66.0f38.w0 0f /r          ] AVX,SANDYBRIDGE */
        /* 270(002 005) 001(0f) 110 : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VTESTPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61704, 440, 3579},
};

static const struct itemplate instrux_VUCOMISD[2] = {
    /*   0 : VUCOMISD xmmreg,xmmrm64 [rm:       vex.lig.66.0f 2e /r               ] FL,AVX,SANDYBRIDGE */
        /* 270(001 001) 001(2e) 110 : NOAPX,LIG,WIG,FL,VEX,AVX,SANDYBRIDGE */
        {I_VUCOMISD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61711, 441, 3580},
    /*   1 : VUCOMISD xmmreg,xmmrm64|sae [rm:t1s:   evex.lig.66.0f.w1 2e /r           ] FL,AVX512,FUTURE */
        /* 250(f1 fd 08) 306 001(2e) 110 : LIG,FL,EVEX,PROT,AVX512,FUTURE */
        {I_VUCOMISD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+44347, 547, 6800},
};

static const struct itemplate instrux_VUCOMISS[2] = {
    /*   0 : VUCOMISS xmmreg,xmmrm32 [rm:       vex.lig.0f 2e /r                  ] FL,AVX,SANDYBRIDGE */
        /* 270(001 000) 001(2e) 110 : NOAPX,LIG,WIG,FL,VEX,AVX,SANDYBRIDGE */
        {I_VUCOMISS, 2, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61718, 441, 3581},
    /*   1 : VUCOMISS xmmreg,xmmrm32|sae [rm:t1s:   evex.lig.0f.w0 2e /r              ] FL,AVX512,FUTURE */
        /* 250(f1 7c 08) 306 001(2e) 110 : LIG,FL,EVEX,PROT,AVX512,FUTURE */
        {I_VUCOMISS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+44356, 547, 6801},
};

static const struct itemplate instrux_VUNPCKHPD[10] = {
    /*   0 : VUNPCKHPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 15 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(15) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VUNPCKHPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61725, 432, 3582},
    /*   1 : VUNPCKHPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 15 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(15) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VUNPCKHPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61732, 432, 3582},
    /*   2 : VUNPCKHPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 15 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(15) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VUNPCKHPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61739, 432, 3583},
    /*   3 : VUNPCKHPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 15 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(15) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VUNPCKHPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61746, 432, 3583},
    /*   4 : VUNPCKHPD xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f.w1 15 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(15) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VUNPCKHPD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+44365, 542, 6802},
    /*   5 : VUNPCKHPD xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f.w1 15 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(15) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VUNPCKHPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+44374, 542, 6802},
    /*   6 : VUNPCKHPD ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f.w1 15 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(15) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VUNPCKHPD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+44383, 542, 6803},
    /*   7 : VUNPCKHPD ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f.w1 15 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(15) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VUNPCKHPD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+44392, 542, 6803},
    /*   8 : VUNPCKHPD zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f.w1 15 /r       ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(15) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VUNPCKHPD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+44401, 543, 6804},
    /*   9 : VUNPCKHPD zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f.w1 15 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(15) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VUNPCKHPD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+44410, 543, 6804},
};

static const struct itemplate instrux_VUNPCKHPS[10] = {
    /*   0 : VUNPCKHPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f 15 /r              ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(15) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VUNPCKHPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61753, 432, 3584},
    /*   1 : VUNPCKHPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f 15 /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(15) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VUNPCKHPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61760, 432, 3584},
    /*   2 : VUNPCKHPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f 15 /r              ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(15) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VUNPCKHPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61767, 432, 3585},
    /*   3 : VUNPCKHPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f 15 /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(15) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VUNPCKHPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61774, 432, 3585},
    /*   4 : VUNPCKHPS xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.0f.w0 15 /r          ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(15) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VUNPCKHPS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+44419, 542, 6805},
    /*   5 : VUNPCKHPS xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.0f.w0 15 /r          ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7c 08) 301 001(15) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VUNPCKHPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+44428, 542, 6805},
    /*   6 : VUNPCKHPS ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.0f.w0 15 /r          ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(15) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VUNPCKHPS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+44437, 542, 6806},
    /*   7 : VUNPCKHPS ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.0f.w0 15 /r          ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7c 28) 301 001(15) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VUNPCKHPS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+44446, 542, 6806},
    /*   8 : VUNPCKHPS zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.0f.w0 15 /r          ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(15) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VUNPCKHPS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+44455, 543, 6807},
    /*   9 : VUNPCKHPS zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.0f.w0 15 /r          ] ND,AVX512,FUTURE */
        /* 240(f1 7c 48) 301 001(15) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VUNPCKHPS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+44464, 543, 6807},
};

static const struct itemplate instrux_VUNPCKLPD[10] = {
    /*   0 : VUNPCKLPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 14 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(14) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VUNPCKLPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61781, 432, 3586},
    /*   1 : VUNPCKLPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 14 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(14) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VUNPCKLPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61788, 432, 3586},
    /*   2 : VUNPCKLPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 14 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(14) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VUNPCKLPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61795, 432, 3587},
    /*   3 : VUNPCKLPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 14 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(14) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VUNPCKLPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61802, 432, 3587},
    /*   4 : VUNPCKLPD xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f.w1 14 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(14) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VUNPCKLPD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+44473, 542, 6808},
    /*   5 : VUNPCKLPD xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f.w1 14 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(14) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VUNPCKLPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+44482, 542, 6808},
    /*   6 : VUNPCKLPD ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f.w1 14 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(14) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VUNPCKLPD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+44491, 542, 6809},
    /*   7 : VUNPCKLPD ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f.w1 14 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(14) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VUNPCKLPD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+44500, 542, 6809},
    /*   8 : VUNPCKLPD zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f.w1 14 /r       ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(14) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VUNPCKLPD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+44509, 543, 6810},
    /*   9 : VUNPCKLPD zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f.w1 14 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(14) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VUNPCKLPD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+44518, 543, 6810},
};

static const struct itemplate instrux_VUNPCKLPS[10] = {
    /*   0 : VUNPCKLPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f 14 /r              ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(14) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VUNPCKLPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61809, 432, 3588},
    /*   1 : VUNPCKLPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f 14 /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(14) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VUNPCKLPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61816, 432, 3588},
    /*   2 : VUNPCKLPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f 14 /r              ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(14) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VUNPCKLPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61823, 432, 3589},
    /*   3 : VUNPCKLPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f 14 /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(14) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VUNPCKLPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61830, 432, 3589},
    /*   4 : VUNPCKLPS xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.0f.w0 14 /r          ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(14) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VUNPCKLPS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+44527, 542, 6811},
    /*   5 : VUNPCKLPS xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.0f.w0 14 /r          ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7c 08) 301 001(14) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VUNPCKLPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+44536, 542, 6811},
    /*   6 : VUNPCKLPS ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.0f.w0 14 /r          ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(14) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VUNPCKLPS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+44545, 542, 6812},
    /*   7 : VUNPCKLPS ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.0f.w0 14 /r          ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7c 28) 301 001(14) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VUNPCKLPS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+44554, 542, 6812},
    /*   8 : VUNPCKLPS zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.0f.w0 14 /r          ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(14) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VUNPCKLPS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+44563, 543, 6813},
    /*   9 : VUNPCKLPS zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.0f.w0 14 /r          ] ND,AVX512,FUTURE */
        /* 240(f1 7c 48) 301 001(14) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VUNPCKLPS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+44572, 543, 6813},
};

static const struct itemplate instrux_VXORPD[10] = {
    /*   0 : VXORPD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f 57 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 001) 001(57) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VXORPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61837, 432, 3590},
    /*   1 : VXORPD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f 57 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 001) 001(57) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VXORPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61844, 432, 3590},
    /*   2 : VXORPD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f 57 /r           ] AVX,SANDYBRIDGE */
        /* 261(001 005) 001(57) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VXORPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61851, 432, 3591},
    /*   3 : VXORPD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f 57 /r           ] ND,AVX,SANDYBRIDGE */
        /* 260(001 005) 001(57) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VXORPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61858, 432, 3591},
    /*   4 : VXORPD xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f.w1 57 /r       ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f1 fd 08) 301 001(57) 120 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VXORPD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+44581, 545, 6814},
    /*   5 : VXORPD xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f.w1 57 /r       ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f1 fd 08) 301 001(57) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VXORPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+44590, 545, 6814},
    /*   6 : VXORPD ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f.w1 57 /r       ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f1 fd 28) 301 001(57) 120 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VXORPD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+44599, 545, 6815},
    /*   7 : VXORPD ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f.w1 57 /r       ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f1 fd 28) 301 001(57) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VXORPD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+44608, 545, 6815},
    /*   8 : VXORPD zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f.w1 57 /r       ] AVX512DQ,FUTURE */
        /* 241(f1 fd 48) 301 001(57) 120 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VXORPD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+44617, 546, 6816},
    /*   9 : VXORPD zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f.w1 57 /r       ] ND,AVX512DQ,FUTURE */
        /* 240(f1 fd 48) 301 001(57) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VXORPD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+44626, 546, 6816},
};

static const struct itemplate instrux_VXORPS[10] = {
    /*   0 : VXORPS xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.0f 57 /r              ] AVX,SANDYBRIDGE */
        /* 261(001 000) 001(57) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VXORPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61865, 432, 3592},
    /*   1 : VXORPS xmmreg,xmmrm128 [r+vm:      vex.nds.128.0f 57 /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 000) 001(57) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VXORPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61872, 432, 3592},
    /*   2 : VXORPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.0f 57 /r              ] AVX,SANDYBRIDGE */
        /* 261(001 004) 001(57) 120 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VXORPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61879, 432, 3593},
    /*   3 : VXORPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.0f 57 /r              ] ND,AVX,SANDYBRIDGE */
        /* 260(001 004) 001(57) 110 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VXORPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+61886, 432, 3593},
    /*   4 : VXORPS xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.0f.w0 57 /r          ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f1 7c 08) 301 001(57) 120 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VXORPS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+44635, 545, 6817},
    /*   5 : VXORPS xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.0f.w0 57 /r          ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f1 7c 08) 301 001(57) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VXORPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+44644, 545, 6817},
    /*   6 : VXORPS ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.0f.w0 57 /r          ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f1 7c 28) 301 001(57) 120 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VXORPS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+44653, 545, 6818},
    /*   7 : VXORPS ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.0f.w0 57 /r          ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f1 7c 28) 301 001(57) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VXORPS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+44662, 545, 6818},
    /*   8 : VXORPS zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.0f.w0 57 /r          ] AVX512DQ,FUTURE */
        /* 241(f1 7c 48) 301 001(57) 120 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VXORPS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+44671, 546, 6819},
    /*   9 : VXORPS zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.0f.w0 57 /r          ] ND,AVX512DQ,FUTURE */
        /* 240(f1 7c 48) 301 001(57) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VXORPS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+44680, 546, 6819},
};

static const struct itemplate instrux_VZEROALL[1] = {
    /*   0 : VZEROALL void [          vex.256.0f.w0 77                  ] AVX,SANDYBRIDGE */
        /* 270(001 004) 001(77) : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VZEROALL, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69963, 440, 3594},
};

static const struct itemplate instrux_VZEROUPPER[1] = {
    /*   0 : VZEROUPPER void [          vex.128.0f.w0 77                  ] AVX,SANDYBRIDGE */
        /* 270(001 000) 001(77) : NOAPX,VEX,AVX,SANDYBRIDGE */
        {I_VZEROUPPER, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69969, 440, 3595},
};

static const struct itemplate instrux_PCLMULLQLQDQ[1] = {
    /*   0 : PCLMULLQLQDQ xmmreg,xmmrm128 [rm:       66 0f3a 44 /r 00                  ] SSE,WESTMERE */
        /* 361 357 001(44) 110 001(00) : NOAPX,SSE,WESTMERE */
        {I_PCLMULLQLQDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+52627, 431, 3598},
};

static const struct itemplate instrux_PCLMULHQLQDQ[1] = {
    /*   0 : PCLMULHQLQDQ xmmreg,xmmrm128 [rm:       66 0f3a 44 /r 01                  ] SSE,WESTMERE */
        /* 361 357 001(44) 110 001(01) : NOAPX,SSE,WESTMERE */
        {I_PCLMULHQLQDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+52635, 431, 3599},
};

static const struct itemplate instrux_PCLMULLQHQDQ[1] = {
    /*   0 : PCLMULLQHQDQ xmmreg,xmmrm128 [rm:       66 0f3a 44 /r 10                  ] SSE,WESTMERE */
        /* 361 357 001(44) 110 001(10) : NOAPX,SSE,WESTMERE */
        {I_PCLMULLQHQDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+52643, 431, 3600},
};

static const struct itemplate instrux_PCLMULHQHQDQ[1] = {
    /*   0 : PCLMULHQHQDQ xmmreg,xmmrm128 [rm:       66 0f3a 44 /r 11                  ] SSE,WESTMERE */
        /* 361 357 001(44) 110 001(11) : NOAPX,SSE,WESTMERE */
        {I_PCLMULHQHQDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+52651, 431, 3601},
};

static const struct itemplate instrux_PCLMULQDQ[1] = {
    /*   0 : PCLMULQDQ xmmreg,xmmrm128,imm8 [rmi:      66 0f3a 44 /r ib                  ] SSE,WESTMERE */
        /* 361 357 001(44) 110 022 : NOAPX,SSE,WESTMERE */
        {I_PCLMULQDQ, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+61893, 431, 3602},
};

static const struct itemplate instrux_VPCLMULLQLQDQ[10] = {
    /*   0 : VPCLMULLQLQDQ xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f3a 44 /r 00      ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(44) 120 001(00) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCLMULLQLQDQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29416, 432, 3605},
    /*   1 : VPCLMULLQLQDQ xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f3a 44 /r 00      ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(44) 110 001(00) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCLMULLQLQDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29425, 432, 3605},
    /*   2 : VPCLMULLQLQDQ ymmreg,ymmreg*,ymmrm256 [rvm:fv:   vex.nds.256.66.0f3a.wig 44 /r 00  ] VPCLMULQDQ,FUTURE */
        /* 261(003 005) 001(44) 120 001(00) : NOAPX,WIG,VEX,VPCLMULQDQ,FUTURE */
        {I_VPCLMULLQLQDQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29488, 457, 3612},
    /*   3 : VPCLMULLQLQDQ ymmreg,ymmrm256 [r+vm:fv:   vex.nds.256.66.0f3a.wig 44 /r 00  ] ND,VPCLMULQDQ,FUTURE */
        /* 260(003 005) 001(44) 110 001(00) : NOAPX,WIG,VEX,VPCLMULQDQ,FUTURE */
        {I_VPCLMULLQLQDQ, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29497, 457, 3612},
    /*   4 : VPCLMULLQLQDQ xmmreg,xmmreg*,xmmrm128 [rvm:fv:   evex.nds.128.66.0f3a.wig 44 /r 00 ] AVX512VL,VPCLMULQDQ,FUTURE */
        /* 241(f3 7d 08) 301 001(44) 120 001(00) : WIG,EVEX,PROT,AVX512VL,VPCLMULQDQ,FUTURE */
        {I_VPCLMULLQLQDQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, NO_DECORATOR, nasm_bytecodes+4479, 458, 3619},
    /*   5 : VPCLMULLQLQDQ xmmreg,xmmrm128 [r+vm:fv:   evex.nds.128.66.0f3a.wig 44 /r 00 ] ND,AVX512VL,VPCLMULQDQ,FUTURE */
        /* 240(f3 7d 08) 301 001(44) 110 001(00) : WIG,EVEX,PROT,AVX512VL,VPCLMULQDQ,FUTURE */
        {I_VPCLMULLQLQDQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+4490, 458, 3619},
    /*   6 : VPCLMULLQLQDQ ymmreg,ymmreg*,ymmrm256 [rvm:fv:   evex.nds.256.66.0f3a.wig 44 /r 00 ] AVX512VL,VPCLMULQDQ,FUTURE */
        /* 241(f3 7d 28) 301 001(44) 120 001(00) : WIG,EVEX,PROT,AVX512VL,VPCLMULQDQ,FUTURE */
        {I_VPCLMULLQLQDQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, NO_DECORATOR, nasm_bytecodes+4567, 458, 3625},
    /*   7 : VPCLMULLQLQDQ ymmreg,ymmrm256 [r+vm:fv:   evex.nds.256.66.0f3a.wig 44 /r 00 ] ND,AVX512VL,VPCLMULQDQ,FUTURE */
        /* 240(f3 7d 28) 301 001(44) 110 001(00) : WIG,EVEX,PROT,AVX512VL,VPCLMULQDQ,FUTURE */
        {I_VPCLMULLQLQDQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, NO_DECORATOR, nasm_bytecodes+4578, 458, 3625},
    /*   8 : VPCLMULLQLQDQ zmmreg,zmmreg*,zmmrm512 [rvm:fv:   evex.nds.512.66.0f3a.wig 44 /r 00 ] AVX512,VPCLMULQDQ,FUTURE */
        /* 241(f3 7d 48) 301 001(44) 120 001(00) : WIG,EVEX,PROT,AVX512,VPCLMULQDQ,FUTURE */
        {I_VPCLMULLQLQDQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, NO_DECORATOR, nasm_bytecodes+4655, 459, 3632},
    /*   9 : VPCLMULLQLQDQ zmmreg,zmmrm512 [r+vm:fv:   evex.nds.512.66.0f3a.wig 44 /r 00 ] ND,AVX512,VPCLMULQDQ,FUTURE */
        /* 240(f3 7d 48) 301 001(44) 110 001(00) : WIG,EVEX,PROT,AVX512,VPCLMULQDQ,FUTURE */
        {I_VPCLMULLQLQDQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, NO_DECORATOR, nasm_bytecodes+4666, 459, 3632},
};

static const struct itemplate instrux_VPCLMULHQLQDQ[10] = {
    /*   0 : VPCLMULHQLQDQ xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f3a 44 /r 01      ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(44) 120 001(01) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCLMULHQLQDQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29434, 432, 3606},
    /*   1 : VPCLMULHQLQDQ xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f3a 44 /r 01      ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(44) 110 001(01) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCLMULHQLQDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29443, 432, 3606},
    /*   2 : VPCLMULHQLQDQ ymmreg,ymmreg*,ymmrm256 [rvm:fv:   vex.nds.256.66.0f3a.wig 44 /r 01  ] VPCLMULQDQ,FUTURE */
        /* 261(003 005) 001(44) 120 001(01) : NOAPX,WIG,VEX,VPCLMULQDQ,FUTURE */
        {I_VPCLMULHQLQDQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29506, 457, 3613},
    /*   3 : VPCLMULHQLQDQ ymmreg,ymmrm256 [r+vm:fv:   vex.nds.256.66.0f3a.wig 44 /r 01  ] ND,VPCLMULQDQ,FUTURE */
        /* 260(003 005) 001(44) 110 001(01) : NOAPX,WIG,VEX,VPCLMULQDQ,FUTURE */
        {I_VPCLMULHQLQDQ, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29515, 457, 3613},
    /*   4 : VPCLMULHQLQDQ xmmreg,xmmreg*,xmmrm128 [rvm:fv:   evex.nds.128.66.0f3a.wig 44 /r 01 ] AVX512VL,VPCLMULQDQ,FUTURE */
        /* 241(f3 7d 08) 301 001(44) 120 001(01) : WIG,EVEX,PROT,AVX512VL,VPCLMULQDQ,FUTURE */
        {I_VPCLMULHQLQDQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, NO_DECORATOR, nasm_bytecodes+4501, 458, 3620},
    /*   5 : VPCLMULHQLQDQ xmmreg,xmmrm128 [r+vm:fv:   evex.nds.128.66.0f3a.wig 44 /r 01 ] ND,AVX512VL,VPCLMULQDQ,FUTURE */
        /* 240(f3 7d 08) 301 001(44) 110 001(01) : WIG,EVEX,PROT,AVX512VL,VPCLMULQDQ,FUTURE */
        {I_VPCLMULHQLQDQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+4512, 458, 3620},
    /*   6 : VPCLMULHQLQDQ ymmreg,ymmreg*,ymmrm256 [rvm:fv:   evex.nds.256.66.0f3a.wig 44 /r 01 ] AVX512VL,VPCLMULQDQ,FUTURE */
        /* 241(f3 7d 28) 301 001(44) 120 001(01) : WIG,EVEX,PROT,AVX512VL,VPCLMULQDQ,FUTURE */
        {I_VPCLMULHQLQDQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, NO_DECORATOR, nasm_bytecodes+4589, 458, 3626},
    /*   7 : VPCLMULHQLQDQ ymmreg,ymmrm256 [r+vm:fv:   evex.nds.256.66.0f3a.wig 44 /r 01 ] ND,AVX512VL,VPCLMULQDQ,FUTURE */
        /* 240(f3 7d 28) 301 001(44) 110 001(01) : WIG,EVEX,PROT,AVX512VL,VPCLMULQDQ,FUTURE */
        {I_VPCLMULHQLQDQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, NO_DECORATOR, nasm_bytecodes+4600, 458, 3626},
    /*   8 : VPCLMULHQLQDQ zmmreg,zmmreg*,zmmrm512 [rvm:fv:   evex.nds.512.66.0f3a.wig 44 /r 01 ] AVX512,VPCLMULQDQ,FUTURE */
        /* 241(f3 7d 48) 301 001(44) 120 001(01) : WIG,EVEX,PROT,AVX512,VPCLMULQDQ,FUTURE */
        {I_VPCLMULHQLQDQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, NO_DECORATOR, nasm_bytecodes+4677, 459, 3633},
    /*   9 : VPCLMULHQLQDQ zmmreg,zmmrm512 [r+vm:fv:   evex.nds.512.66.0f3a.wig 44 /r 01 ] ND,AVX512,VPCLMULQDQ,FUTURE */
        /* 240(f3 7d 48) 301 001(44) 110 001(01) : WIG,EVEX,PROT,AVX512,VPCLMULQDQ,FUTURE */
        {I_VPCLMULHQLQDQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, NO_DECORATOR, nasm_bytecodes+4688, 459, 3633},
};

static const struct itemplate instrux_VPCLMULLQHQDQ[10] = {
    /*   0 : VPCLMULLQHQDQ xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f3a 44 /r 10      ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(44) 120 001(10) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCLMULLQHQDQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29452, 432, 3607},
    /*   1 : VPCLMULLQHQDQ xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f3a 44 /r 10      ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(44) 110 001(10) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCLMULLQHQDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29461, 432, 3607},
    /*   2 : VPCLMULLQHQDQ ymmreg,ymmreg*,ymmrm256 [rvm:fv:   vex.nds.256.66.0f3a.wig 44 /r 10  ] VPCLMULQDQ,FUTURE */
        /* 261(003 005) 001(44) 120 001(10) : NOAPX,WIG,VEX,VPCLMULQDQ,FUTURE */
        {I_VPCLMULLQHQDQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29524, 457, 3614},
    /*   3 : VPCLMULLQHQDQ ymmreg,ymmrm256 [r+vm:fv:   vex.nds.256.66.0f3a.wig 44 /r 10  ] ND,VPCLMULQDQ,FUTURE */
        /* 260(003 005) 001(44) 110 001(10) : NOAPX,WIG,VEX,VPCLMULQDQ,FUTURE */
        {I_VPCLMULLQHQDQ, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29533, 457, 3614},
    /*   4 : VPCLMULLQHQDQ xmmreg,xmmreg*,xmmrm128 [rvm:fv:   evex.nds.128.66.0f3a.wig 44 /r 10 ] AVX512VL,VPCLMULQDQ,FUTURE */
        /* 241(f3 7d 08) 301 001(44) 120 001(10) : WIG,EVEX,PROT,AVX512VL,VPCLMULQDQ,FUTURE */
        {I_VPCLMULLQHQDQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, NO_DECORATOR, nasm_bytecodes+4523, 458, 3621},
    /*   5 : VPCLMULLQHQDQ xmmreg,xmmrm128 [r+vm:fv:   evex.nds.128.66.0f3a.wig 44 /r 10 ] ND,AVX512VL,VPCLMULQDQ,FUTURE */
        /* 240(f3 7d 08) 301 001(44) 110 001(10) : WIG,EVEX,PROT,AVX512VL,VPCLMULQDQ,FUTURE */
        {I_VPCLMULLQHQDQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+4534, 458, 3621},
    /*   6 : VPCLMULLQHQDQ ymmreg,ymmreg*,ymmrm256 [rvm:fv:   evex.nds.256.66.0f3a.wig 44 /r 10 ] AVX512VL,VPCLMULQDQ,FUTURE */
        /* 241(f3 7d 28) 301 001(44) 120 001(10) : WIG,EVEX,PROT,AVX512VL,VPCLMULQDQ,FUTURE */
        {I_VPCLMULLQHQDQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, NO_DECORATOR, nasm_bytecodes+4611, 458, 3627},
    /*   7 : VPCLMULLQHQDQ ymmreg,ymmrm256 [r+vm:fv:   evex.nds.256.66.0f3a.wig 44 /r 10 ] ND,AVX512VL,VPCLMULQDQ,FUTURE */
        /* 240(f3 7d 28) 301 001(44) 110 001(10) : WIG,EVEX,PROT,AVX512VL,VPCLMULQDQ,FUTURE */
        {I_VPCLMULLQHQDQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, NO_DECORATOR, nasm_bytecodes+4622, 458, 3627},
    /*   8 : VPCLMULLQHQDQ zmmreg,zmmreg*,zmmrm512 [rvm:fv:   evex.nds.512.66.0f3a.wig 44 /r 10 ] AVX512,VPCLMULQDQ,FUTURE */
        /* 241(f3 7d 48) 301 001(44) 120 001(10) : WIG,EVEX,PROT,AVX512,VPCLMULQDQ,FUTURE */
        {I_VPCLMULLQHQDQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, NO_DECORATOR, nasm_bytecodes+4699, 459, 3634},
    /*   9 : VPCLMULLQHQDQ zmmreg,zmmrm512 [r+vm:fv:   evex.nds.512.66.0f3a.wig 44 /r 10 ] ND,AVX512,VPCLMULQDQ,FUTURE */
        /* 240(f3 7d 48) 301 001(44) 110 001(10) : WIG,EVEX,PROT,AVX512,VPCLMULQDQ,FUTURE */
        {I_VPCLMULLQHQDQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, NO_DECORATOR, nasm_bytecodes+4710, 459, 3634},
};

static const struct itemplate instrux_VPCLMULHQHQDQ[10] = {
    /*   0 : VPCLMULHQHQDQ xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f3a 44 /r 11      ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(44) 120 001(11) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCLMULHQHQDQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29470, 432, 3608},
    /*   1 : VPCLMULHQHQDQ xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f3a 44 /r 11      ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(44) 110 001(11) : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCLMULHQHQDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29479, 432, 3608},
    /*   2 : VPCLMULHQHQDQ ymmreg,ymmreg*,ymmrm256 [rvm:fv:   vex.nds.256.66.0f3a.wig 44 /r 11  ] VPCLMULQDQ,FUTURE */
        /* 261(003 005) 001(44) 120 001(11) : NOAPX,WIG,VEX,VPCLMULQDQ,FUTURE */
        {I_VPCLMULHQHQDQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+29542, 457, 3615},
    /*   3 : VPCLMULHQHQDQ ymmreg,ymmrm256 [r+vm:fv:   vex.nds.256.66.0f3a.wig 44 /r 11  ] ND,VPCLMULQDQ,FUTURE */
        /* 260(003 005) 001(44) 110 001(11) : NOAPX,WIG,VEX,VPCLMULQDQ,FUTURE */
        {I_VPCLMULHQHQDQ, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29551, 457, 3615},
    /*   4 : VPCLMULHQHQDQ xmmreg,xmmreg*,xmmrm128 [rvm:fv:   evex.nds.128.66.0f3a.wig 44 /r 11 ] AVX512VL,VPCLMULQDQ,FUTURE */
        /* 241(f3 7d 08) 301 001(44) 120 001(11) : WIG,EVEX,PROT,AVX512VL,VPCLMULQDQ,FUTURE */
        {I_VPCLMULHQHQDQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, NO_DECORATOR, nasm_bytecodes+4545, 458, 3622},
    /*   5 : VPCLMULHQHQDQ xmmreg,xmmrm128 [r+vm:fv:   evex.nds.128.66.0f3a.wig 44 /r 11 ] ND,AVX512VL,VPCLMULQDQ,FUTURE */
        /* 240(f3 7d 08) 301 001(44) 110 001(11) : WIG,EVEX,PROT,AVX512VL,VPCLMULQDQ,FUTURE */
        {I_VPCLMULHQHQDQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, NO_DECORATOR, nasm_bytecodes+4556, 458, 3622},
    /*   6 : VPCLMULHQHQDQ ymmreg,ymmreg*,ymmrm256 [rvm:fv:   evex.nds.256.66.0f3a.wig 44 /r 11 ] AVX512VL,VPCLMULQDQ,FUTURE */
        /* 241(f3 7d 28) 301 001(44) 120 001(11) : WIG,EVEX,PROT,AVX512VL,VPCLMULQDQ,FUTURE */
        {I_VPCLMULHQHQDQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, NO_DECORATOR, nasm_bytecodes+4633, 458, 3628},
    /*   7 : VPCLMULHQHQDQ ymmreg,ymmrm256 [r+vm:fv:   evex.nds.256.66.0f3a.wig 44 /r 11 ] ND,AVX512VL,VPCLMULQDQ,FUTURE */
        /* 240(f3 7d 28) 301 001(44) 110 001(11) : WIG,EVEX,PROT,AVX512VL,VPCLMULQDQ,FUTURE */
        {I_VPCLMULHQHQDQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, NO_DECORATOR, nasm_bytecodes+4644, 458, 3628},
    /*   8 : VPCLMULHQHQDQ zmmreg,zmmreg*,zmmrm512 [rvm:fv:   evex.nds.512.66.0f3a.wig 44 /r 11 ] AVX512,VPCLMULQDQ,FUTURE */
        /* 241(f3 7d 48) 301 001(44) 120 001(11) : WIG,EVEX,PROT,AVX512,VPCLMULQDQ,FUTURE */
        {I_VPCLMULHQHQDQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, NO_DECORATOR, nasm_bytecodes+4721, 459, 3635},
    /*   9 : VPCLMULHQHQDQ zmmreg,zmmrm512 [r+vm:fv:   evex.nds.512.66.0f3a.wig 44 /r 11 ] ND,AVX512,VPCLMULQDQ,FUTURE */
        /* 240(f3 7d 48) 301 001(44) 110 001(11) : WIG,EVEX,PROT,AVX512,VPCLMULQDQ,FUTURE */
        {I_VPCLMULHQHQDQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, NO_DECORATOR, nasm_bytecodes+4732, 459, 3635},
};

static const struct itemplate instrux_VPCLMULQDQ[10] = {
    /*   0 : VPCLMULQDQ xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     vex.nds.128.66.0f3a 44 /r ib      ] AVX,SANDYBRIDGE */
        /* 261(003 001) 001(44) 120 023 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCLMULQDQ, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52659, 432, 3609},
    /*   1 : VPCLMULQDQ xmmreg,xmmrm128,imm8 [r+vmi:     vex.nds.128.66.0f3a 44 /r ib      ] ND,AVX,SANDYBRIDGE */
        /* 260(003 001) 001(44) 110 022 : NOAPX,WIG,VEX,AVX,SANDYBRIDGE */
        {I_VPCLMULQDQ, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52667, 432, 3609},
    /*   2 : VPCLMULQDQ ymmreg,ymmreg*,ymmrm256,imm8 [rvmi:fv:  vex.nds.256.66.0f3a.wig 44 /r ib  ] VPCLMULQDQ,FUTURE */
        /* 261(003 005) 001(44) 120 023 : NOAPX,WIG,VEX,VPCLMULQDQ,FUTURE */
        {I_VPCLMULQDQ, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+52675, 457, 3616},
    /*   3 : VPCLMULQDQ ymmreg,ymmrm256,imm8 [r+vmi:fv:  vex.nds.256.66.0f3a.wig 44 /r ib  ] ND,VPCLMULQDQ,FUTURE */
        /* 260(003 005) 001(44) 110 022 : NOAPX,WIG,VEX,VPCLMULQDQ,FUTURE */
        {I_VPCLMULQDQ, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52683, 457, 3616},
    /*   4 : VPCLMULQDQ xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:fv:  evex.nds.128.66.0f3a.wig 44 /r ib ] AVX512VL,VPCLMULQDQ,FUTURE */
        /* 241(f3 7d 08) 301 001(44) 120 023 : WIG,EVEX,PROT,AVX512VL,VPCLMULQDQ,FUTURE */
        {I_VPCLMULQDQ, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+17993, 458, 3623},
    /*   5 : VPCLMULQDQ xmmreg,xmmrm128,imm8 [r+vmi:fv:  evex.nds.128.66.0f3a.wig 44 /r ib ] ND,AVX512VL,VPCLMULQDQ,FUTURE */
        /* 240(f3 7d 08) 301 001(44) 110 022 : WIG,EVEX,PROT,AVX512VL,VPCLMULQDQ,FUTURE */
        {I_VPCLMULQDQ, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18003, 458, 3623},
    /*   6 : VPCLMULQDQ ymmreg,ymmreg*,ymmrm256,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.wig 44 /r ib ] AVX512VL,VPCLMULQDQ,FUTURE */
        /* 241(f3 7d 28) 301 001(44) 120 023 : WIG,EVEX,PROT,AVX512VL,VPCLMULQDQ,FUTURE */
        {I_VPCLMULQDQ, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+18013, 458, 3629},
    /*   7 : VPCLMULQDQ ymmreg,ymmrm256,imm8 [r+vmi:fv:  evex.nds.256.66.0f3a.wig 44 /r ib ] ND,AVX512VL,VPCLMULQDQ,FUTURE */
        /* 240(f3 7d 28) 301 001(44) 110 022 : WIG,EVEX,PROT,AVX512VL,VPCLMULQDQ,FUTURE */
        {I_VPCLMULQDQ, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18023, 458, 3629},
    /*   8 : VPCLMULQDQ zmmreg,zmmreg*,zmmrm512,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.wig 44 /r ib ] AVX512,VPCLMULQDQ,FUTURE */
        /* 241(f3 7d 48) 301 001(44) 120 023 : WIG,EVEX,PROT,AVX512,VPCLMULQDQ,FUTURE */
        {I_VPCLMULQDQ, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+18033, 459, 3636},
    /*   9 : VPCLMULQDQ zmmreg,zmmrm512,imm8 [r+vmi:fv:  evex.nds.512.66.0f3a.wig 44 /r ib ] ND,AVX512,VPCLMULQDQ,FUTURE */
        /* 240(f3 7d 48) 301 001(44) 110 022 : WIG,EVEX,PROT,AVX512,VPCLMULQDQ,FUTURE */
        {I_VPCLMULQDQ, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18043, 459, 3636},
};

static const struct itemplate instrux_VFMADD132PS[5] = {
    /*   0 : VFMADD132PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 98 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(98) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD132PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61900, 460, 3640},
    /*   1 : VFMADD132PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 98 /r      ] FMA,FUTURE */
        /* 261(002 005) 001(98) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD132PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61907, 460, 3641},
    /*   2 : VFMADD132PS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 98 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(98) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADD132PS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+32467, 542, 5341},
    /*   3 : VFMADD132PS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 98 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(98) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADD132PS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+32476, 542, 5342},
    /*   4 : VFMADD132PS zmmreg|mask|z,zmmreg,zmmrm512|b32|er [rvm:fv:   evex.nds.512.66.0f38.w0 98 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(98) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMADD132PS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+32485, 543, 5343},
};

static const struct itemplate instrux_VFMADD132PD[5] = {
    /*   0 : VFMADD132PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 98 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(98) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD132PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61914, 460, 3642},
    /*   1 : VFMADD132PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 98 /r      ] FMA,FUTURE */
        /* 261(002 205) 001(98) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD132PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61921, 460, 3643},
    /*   2 : VFMADD132PD xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 98 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(98) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADD132PD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+32440, 542, 5338},
    /*   3 : VFMADD132PD ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 98 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(98) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADD132PD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+32449, 542, 5339},
    /*   4 : VFMADD132PD zmmreg|mask|z,zmmreg,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f38.w1 98 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(98) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMADD132PD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+32458, 543, 5340},
};

static const struct itemplate instrux_VFMADD312PS[2] = {
    /*   0 : VFMADD312PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 98 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(98) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD312PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61900, 460, 3644},
    /*   1 : VFMADD312PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 98 /r      ] FMA,FUTURE */
        /* 261(002 005) 001(98) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD312PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61907, 460, 3645},
};

static const struct itemplate instrux_VFMADD312PD[2] = {
    /*   0 : VFMADD312PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 98 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(98) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD312PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61914, 460, 3646},
    /*   1 : VFMADD312PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 98 /r      ] FMA,FUTURE */
        /* 261(002 205) 001(98) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD312PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61921, 460, 3647},
};

static const struct itemplate instrux_VFMADD213PS[5] = {
    /*   0 : VFMADD213PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 a8 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(a8) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD213PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61928, 460, 3648},
    /*   1 : VFMADD213PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 a8 /r      ] FMA,FUTURE */
        /* 261(002 005) 001(a8) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD213PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61935, 460, 3649},
    /*   2 : VFMADD213PS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 a8 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(a8) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADD213PS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+32539, 542, 5349},
    /*   3 : VFMADD213PS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 a8 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(a8) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADD213PS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+32548, 542, 5350},
    /*   4 : VFMADD213PS zmmreg|mask|z,zmmreg,zmmrm512|b32|er [rvm:fv:   evex.nds.512.66.0f38.w0 a8 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(a8) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMADD213PS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+32557, 543, 5351},
};

static const struct itemplate instrux_VFMADD213PD[5] = {
    /*   0 : VFMADD213PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 a8 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(a8) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD213PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61942, 460, 3650},
    /*   1 : VFMADD213PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 a8 /r      ] FMA,FUTURE */
        /* 261(002 205) 001(a8) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD213PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61949, 460, 3651},
    /*   2 : VFMADD213PD xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 a8 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(a8) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADD213PD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+32512, 542, 5346},
    /*   3 : VFMADD213PD ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 a8 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(a8) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADD213PD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+32521, 542, 5347},
    /*   4 : VFMADD213PD zmmreg|mask|z,zmmreg,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f38.w1 a8 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(a8) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMADD213PD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+32530, 543, 5348},
};

static const struct itemplate instrux_VFMADD123PS[2] = {
    /*   0 : VFMADD123PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 a8 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(a8) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD123PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61928, 460, 3652},
    /*   1 : VFMADD123PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 a8 /r      ] FMA,FUTURE */
        /* 261(002 005) 001(a8) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD123PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61935, 460, 3653},
};

static const struct itemplate instrux_VFMADD123PD[2] = {
    /*   0 : VFMADD123PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 a8 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(a8) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD123PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61942, 460, 3654},
    /*   1 : VFMADD123PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 a8 /r      ] FMA,FUTURE */
        /* 261(002 205) 001(a8) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD123PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61949, 460, 3655},
};

static const struct itemplate instrux_VFMADD231PS[5] = {
    /*   0 : VFMADD231PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 b8 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(b8) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD231PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61956, 460, 3656},
    /*   1 : VFMADD231PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 b8 /r      ] FMA,FUTURE */
        /* 261(002 005) 001(b8) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD231PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61963, 460, 3657},
    /*   2 : VFMADD231PS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 b8 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(b8) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADD231PS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+32611, 542, 5357},
    /*   3 : VFMADD231PS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 b8 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(b8) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADD231PS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+32620, 542, 5358},
    /*   4 : VFMADD231PS zmmreg|mask|z,zmmreg,zmmrm512|b32|er [rvm:fv:   evex.nds.512.66.0f38.w0 b8 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(b8) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMADD231PS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+32629, 543, 5359},
};

static const struct itemplate instrux_VFMADD231PD[5] = {
    /*   0 : VFMADD231PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 b8 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(b8) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD231PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61970, 460, 3658},
    /*   1 : VFMADD231PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 b8 /r      ] FMA,FUTURE */
        /* 261(002 205) 001(b8) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD231PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61977, 460, 3659},
    /*   2 : VFMADD231PD xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 b8 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(b8) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADD231PD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+32584, 542, 5354},
    /*   3 : VFMADD231PD ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 b8 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(b8) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADD231PD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+32593, 542, 5355},
    /*   4 : VFMADD231PD zmmreg|mask|z,zmmreg,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f38.w1 b8 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(b8) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMADD231PD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+32602, 543, 5356},
};

static const struct itemplate instrux_VFMADD321PS[2] = {
    /*   0 : VFMADD321PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 b8 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(b8) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD321PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61956, 460, 3660},
    /*   1 : VFMADD321PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 b8 /r      ] FMA,FUTURE */
        /* 261(002 005) 001(b8) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD321PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61963, 460, 3661},
};

static const struct itemplate instrux_VFMADD321PD[2] = {
    /*   0 : VFMADD321PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 b8 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(b8) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD321PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61970, 460, 3662},
    /*   1 : VFMADD321PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 b8 /r      ] FMA,FUTURE */
        /* 261(002 205) 001(b8) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD321PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61977, 460, 3663},
};

static const struct itemplate instrux_VFMADDSUB132PS[5] = {
    /*   0 : VFMADDSUB132PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 96 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(96) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB132PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61984, 460, 3664},
    /*   1 : VFMADDSUB132PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 96 /r      ] FMA,FUTURE */
        /* 261(002 005) 001(96) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB132PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61991, 460, 3665},
    /*   2 : VFMADDSUB132PS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 96 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(96) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADDSUB132PS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+32683, 542, 5365},
    /*   3 : VFMADDSUB132PS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 96 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(96) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADDSUB132PS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+32692, 542, 5366},
    /*   4 : VFMADDSUB132PS zmmreg|mask|z,zmmreg,zmmrm512|b32|er [rvm:fv:   evex.nds.512.66.0f38.w0 96 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(96) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMADDSUB132PS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+32701, 543, 5367},
};

static const struct itemplate instrux_VFMADDSUB132PD[5] = {
    /*   0 : VFMADDSUB132PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 96 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(96) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB132PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61998, 460, 3666},
    /*   1 : VFMADDSUB132PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 96 /r      ] FMA,FUTURE */
        /* 261(002 205) 001(96) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB132PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62005, 460, 3667},
    /*   2 : VFMADDSUB132PD xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 96 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(96) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADDSUB132PD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+32656, 542, 5362},
    /*   3 : VFMADDSUB132PD ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 96 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(96) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADDSUB132PD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+32665, 542, 5363},
    /*   4 : VFMADDSUB132PD zmmreg|mask|z,zmmreg,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f38.w1 96 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(96) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMADDSUB132PD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+32674, 543, 5364},
};

static const struct itemplate instrux_VFMADDSUB312PS[2] = {
    /*   0 : VFMADDSUB312PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 96 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(96) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB312PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61984, 460, 3668},
    /*   1 : VFMADDSUB312PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 96 /r      ] FMA,FUTURE */
        /* 261(002 005) 001(96) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB312PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61991, 460, 3669},
};

static const struct itemplate instrux_VFMADDSUB312PD[2] = {
    /*   0 : VFMADDSUB312PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 96 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(96) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB312PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+61998, 460, 3670},
    /*   1 : VFMADDSUB312PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 96 /r      ] FMA,FUTURE */
        /* 261(002 205) 001(96) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB312PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62005, 460, 3671},
};

static const struct itemplate instrux_VFMADDSUB213PS[5] = {
    /*   0 : VFMADDSUB213PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 a6 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(a6) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB213PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62012, 460, 3672},
    /*   1 : VFMADDSUB213PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 a6 /r      ] FMA,FUTURE */
        /* 261(002 005) 001(a6) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB213PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62019, 460, 3673},
    /*   2 : VFMADDSUB213PS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 a6 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(a6) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADDSUB213PS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+32737, 542, 5371},
    /*   3 : VFMADDSUB213PS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 a6 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(a6) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADDSUB213PS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+32746, 542, 5372},
    /*   4 : VFMADDSUB213PS zmmreg|mask|z,zmmreg,zmmrm512|b32|er [rvm:fv:   evex.nds.512.66.0f38.w0 a6 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(a6) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMADDSUB213PS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+32755, 543, 5373},
};

static const struct itemplate instrux_VFMADDSUB213PD[5] = {
    /*   0 : VFMADDSUB213PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 a6 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(a6) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB213PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62026, 460, 3674},
    /*   1 : VFMADDSUB213PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 a6 /r      ] FMA,FUTURE */
        /* 261(002 205) 001(a6) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB213PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62033, 460, 3675},
    /*   2 : VFMADDSUB213PD xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 a6 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(a6) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADDSUB213PD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+32710, 542, 5368},
    /*   3 : VFMADDSUB213PD ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 a6 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(a6) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADDSUB213PD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+32719, 542, 5369},
    /*   4 : VFMADDSUB213PD zmmreg|mask|z,zmmreg,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f38.w1 a6 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(a6) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMADDSUB213PD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+32728, 543, 5370},
};

static const struct itemplate instrux_VFMADDSUB123PS[2] = {
    /*   0 : VFMADDSUB123PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 a6 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(a6) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB123PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62012, 460, 3676},
    /*   1 : VFMADDSUB123PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 a6 /r      ] FMA,FUTURE */
        /* 261(002 005) 001(a6) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB123PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62019, 460, 3677},
};

static const struct itemplate instrux_VFMADDSUB123PD[2] = {
    /*   0 : VFMADDSUB123PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 a6 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(a6) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB123PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62026, 460, 3678},
    /*   1 : VFMADDSUB123PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 a6 /r      ] FMA,FUTURE */
        /* 261(002 205) 001(a6) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB123PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62033, 460, 3679},
};

static const struct itemplate instrux_VFMADDSUB231PS[5] = {
    /*   0 : VFMADDSUB231PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 b6 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(b6) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB231PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62040, 460, 3680},
    /*   1 : VFMADDSUB231PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 b6 /r      ] FMA,FUTURE */
        /* 261(002 005) 001(b6) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB231PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62047, 460, 3681},
    /*   2 : VFMADDSUB231PS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 b6 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(b6) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADDSUB231PS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+32791, 542, 5377},
    /*   3 : VFMADDSUB231PS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 b6 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(b6) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADDSUB231PS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+32800, 542, 5378},
    /*   4 : VFMADDSUB231PS zmmreg|mask|z,zmmreg,zmmrm512|b32|er [rvm:fv:   evex.nds.512.66.0f38.w0 b6 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(b6) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMADDSUB231PS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+32809, 543, 5379},
};

static const struct itemplate instrux_VFMADDSUB231PD[5] = {
    /*   0 : VFMADDSUB231PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 b6 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(b6) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB231PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62054, 460, 3682},
    /*   1 : VFMADDSUB231PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 b6 /r      ] FMA,FUTURE */
        /* 261(002 205) 001(b6) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB231PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62061, 460, 3683},
    /*   2 : VFMADDSUB231PD xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 b6 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(b6) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADDSUB231PD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+32764, 542, 5374},
    /*   3 : VFMADDSUB231PD ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 b6 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(b6) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMADDSUB231PD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+32773, 542, 5375},
    /*   4 : VFMADDSUB231PD zmmreg|mask|z,zmmreg,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f38.w1 b6 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(b6) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMADDSUB231PD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+32782, 543, 5376},
};

static const struct itemplate instrux_VFMADDSUB321PS[2] = {
    /*   0 : VFMADDSUB321PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 b6 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(b6) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB321PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62040, 460, 3684},
    /*   1 : VFMADDSUB321PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 b6 /r      ] FMA,FUTURE */
        /* 261(002 005) 001(b6) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB321PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62047, 460, 3685},
};

static const struct itemplate instrux_VFMADDSUB321PD[2] = {
    /*   0 : VFMADDSUB321PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 b6 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(b6) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB321PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62054, 460, 3686},
    /*   1 : VFMADDSUB321PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 b6 /r      ] FMA,FUTURE */
        /* 261(002 205) 001(b6) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADDSUB321PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62061, 460, 3687},
};

static const struct itemplate instrux_VFMSUB132PS[5] = {
    /*   0 : VFMSUB132PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 9a /r      ] FMA,FUTURE */
        /* 261(002 001) 001(9a) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB132PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62068, 460, 3688},
    /*   1 : VFMSUB132PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 9a /r      ] FMA,FUTURE */
        /* 261(002 005) 001(9a) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB132PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62075, 460, 3689},
    /*   2 : VFMSUB132PS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 9a /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(9a) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUB132PS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+32845, 542, 5383},
    /*   3 : VFMSUB132PS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 9a /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(9a) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUB132PS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+32854, 542, 5384},
    /*   4 : VFMSUB132PS zmmreg|mask|z,zmmreg,zmmrm512|b32|er [rvm:fv:   evex.nds.512.66.0f38.w0 9a /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(9a) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMSUB132PS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+32863, 543, 5385},
};

static const struct itemplate instrux_VFMSUB132PD[5] = {
    /*   0 : VFMSUB132PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 9a /r      ] FMA,FUTURE */
        /* 261(002 201) 001(9a) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB132PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62082, 460, 3690},
    /*   1 : VFMSUB132PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 9a /r      ] FMA,FUTURE */
        /* 261(002 205) 001(9a) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB132PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62089, 460, 3691},
    /*   2 : VFMSUB132PD xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 9a /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(9a) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUB132PD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+32818, 542, 5380},
    /*   3 : VFMSUB132PD ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 9a /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(9a) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUB132PD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+32827, 542, 5381},
    /*   4 : VFMSUB132PD zmmreg|mask|z,zmmreg,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f38.w1 9a /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(9a) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMSUB132PD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+32836, 543, 5382},
};

static const struct itemplate instrux_VFMSUB312PS[2] = {
    /*   0 : VFMSUB312PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 9a /r      ] FMA,FUTURE */
        /* 261(002 001) 001(9a) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB312PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62068, 460, 3692},
    /*   1 : VFMSUB312PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 9a /r      ] FMA,FUTURE */
        /* 261(002 005) 001(9a) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB312PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62075, 460, 3693},
};

static const struct itemplate instrux_VFMSUB312PD[2] = {
    /*   0 : VFMSUB312PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 9a /r      ] FMA,FUTURE */
        /* 261(002 201) 001(9a) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB312PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62082, 460, 3694},
    /*   1 : VFMSUB312PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 9a /r      ] FMA,FUTURE */
        /* 261(002 205) 001(9a) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB312PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62089, 460, 3695},
};

static const struct itemplate instrux_VFMSUB213PS[5] = {
    /*   0 : VFMSUB213PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 aa /r      ] FMA,FUTURE */
        /* 261(002 001) 001(aa) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB213PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62096, 460, 3696},
    /*   1 : VFMSUB213PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 aa /r      ] FMA,FUTURE */
        /* 261(002 005) 001(aa) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB213PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62103, 460, 3697},
    /*   2 : VFMSUB213PS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 aa /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(aa) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUB213PS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+32917, 542, 5391},
    /*   3 : VFMSUB213PS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 aa /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(aa) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUB213PS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+32926, 542, 5392},
    /*   4 : VFMSUB213PS zmmreg|mask|z,zmmreg,zmmrm512|b32|er [rvm:fv:   evex.nds.512.66.0f38.w0 aa /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(aa) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMSUB213PS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+32935, 543, 5393},
};

static const struct itemplate instrux_VFMSUB213PD[5] = {
    /*   0 : VFMSUB213PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 aa /r      ] FMA,FUTURE */
        /* 261(002 201) 001(aa) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB213PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62110, 460, 3698},
    /*   1 : VFMSUB213PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 aa /r      ] FMA,FUTURE */
        /* 261(002 205) 001(aa) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB213PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62117, 460, 3699},
    /*   2 : VFMSUB213PD xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 aa /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(aa) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUB213PD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+32890, 542, 5388},
    /*   3 : VFMSUB213PD ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 aa /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(aa) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUB213PD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+32899, 542, 5389},
    /*   4 : VFMSUB213PD zmmreg|mask|z,zmmreg,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f38.w1 aa /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(aa) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMSUB213PD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+32908, 543, 5390},
};

static const struct itemplate instrux_VFMSUB123PS[2] = {
    /*   0 : VFMSUB123PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 aa /r      ] FMA,FUTURE */
        /* 261(002 001) 001(aa) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB123PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62096, 460, 3700},
    /*   1 : VFMSUB123PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 aa /r      ] FMA,FUTURE */
        /* 261(002 005) 001(aa) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB123PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62103, 460, 3701},
};

static const struct itemplate instrux_VFMSUB123PD[2] = {
    /*   0 : VFMSUB123PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 aa /r      ] FMA,FUTURE */
        /* 261(002 201) 001(aa) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB123PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62110, 460, 3702},
    /*   1 : VFMSUB123PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 aa /r      ] FMA,FUTURE */
        /* 261(002 205) 001(aa) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB123PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62117, 460, 3703},
};

static const struct itemplate instrux_VFMSUB231PS[5] = {
    /*   0 : VFMSUB231PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 ba /r      ] FMA,FUTURE */
        /* 261(002 001) 001(ba) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB231PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62124, 460, 3704},
    /*   1 : VFMSUB231PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 ba /r      ] FMA,FUTURE */
        /* 261(002 005) 001(ba) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB231PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62131, 460, 3705},
    /*   2 : VFMSUB231PS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 ba /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(ba) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUB231PS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+32989, 542, 5399},
    /*   3 : VFMSUB231PS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 ba /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(ba) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUB231PS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+32998, 542, 5400},
    /*   4 : VFMSUB231PS zmmreg|mask|z,zmmreg,zmmrm512|b32|er [rvm:fv:   evex.nds.512.66.0f38.w0 ba /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(ba) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMSUB231PS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+33007, 543, 5401},
};

static const struct itemplate instrux_VFMSUB231PD[5] = {
    /*   0 : VFMSUB231PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 ba /r      ] FMA,FUTURE */
        /* 261(002 201) 001(ba) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB231PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62138, 460, 3706},
    /*   1 : VFMSUB231PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 ba /r      ] FMA,FUTURE */
        /* 261(002 205) 001(ba) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB231PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62145, 460, 3707},
    /*   2 : VFMSUB231PD xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 ba /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(ba) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUB231PD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+32962, 542, 5396},
    /*   3 : VFMSUB231PD ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 ba /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(ba) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUB231PD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+32971, 542, 5397},
    /*   4 : VFMSUB231PD zmmreg|mask|z,zmmreg,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f38.w1 ba /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(ba) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMSUB231PD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+32980, 543, 5398},
};

static const struct itemplate instrux_VFMSUB321PS[2] = {
    /*   0 : VFMSUB321PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 ba /r      ] FMA,FUTURE */
        /* 261(002 001) 001(ba) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB321PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62124, 460, 3708},
    /*   1 : VFMSUB321PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 ba /r      ] FMA,FUTURE */
        /* 261(002 005) 001(ba) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB321PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62131, 460, 3709},
};

static const struct itemplate instrux_VFMSUB321PD[2] = {
    /*   0 : VFMSUB321PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 ba /r      ] FMA,FUTURE */
        /* 261(002 201) 001(ba) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB321PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62138, 460, 3710},
    /*   1 : VFMSUB321PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 ba /r      ] FMA,FUTURE */
        /* 261(002 205) 001(ba) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB321PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62145, 460, 3711},
};

static const struct itemplate instrux_VFMSUBADD132PS[5] = {
    /*   0 : VFMSUBADD132PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 97 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(97) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD132PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62152, 460, 3712},
    /*   1 : VFMSUBADD132PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 97 /r      ] FMA,FUTURE */
        /* 261(002 005) 001(97) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD132PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62159, 460, 3713},
    /*   2 : VFMSUBADD132PS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 97 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(97) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUBADD132PS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33061, 542, 5407},
    /*   3 : VFMSUBADD132PS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 97 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(97) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUBADD132PS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33070, 542, 5408},
    /*   4 : VFMSUBADD132PS zmmreg|mask|z,zmmreg,zmmrm512|b32|er [rvm:fv:   evex.nds.512.66.0f38.w0 97 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(97) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMSUBADD132PS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+33079, 543, 5409},
};

static const struct itemplate instrux_VFMSUBADD132PD[5] = {
    /*   0 : VFMSUBADD132PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 97 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(97) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD132PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62166, 460, 3714},
    /*   1 : VFMSUBADD132PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 97 /r      ] FMA,FUTURE */
        /* 261(002 205) 001(97) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD132PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62173, 460, 3715},
    /*   2 : VFMSUBADD132PD xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 97 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(97) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUBADD132PD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33034, 542, 5404},
    /*   3 : VFMSUBADD132PD ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 97 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(97) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUBADD132PD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33043, 542, 5405},
    /*   4 : VFMSUBADD132PD zmmreg|mask|z,zmmreg,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f38.w1 97 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(97) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMSUBADD132PD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+33052, 543, 5406},
};

static const struct itemplate instrux_VFMSUBADD312PS[2] = {
    /*   0 : VFMSUBADD312PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 97 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(97) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD312PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62152, 460, 3716},
    /*   1 : VFMSUBADD312PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 97 /r      ] FMA,FUTURE */
        /* 261(002 005) 001(97) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD312PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62159, 460, 3717},
};

static const struct itemplate instrux_VFMSUBADD312PD[2] = {
    /*   0 : VFMSUBADD312PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 97 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(97) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD312PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62166, 460, 3718},
    /*   1 : VFMSUBADD312PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 97 /r      ] FMA,FUTURE */
        /* 261(002 205) 001(97) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD312PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62173, 460, 3719},
};

static const struct itemplate instrux_VFMSUBADD213PS[5] = {
    /*   0 : VFMSUBADD213PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 a7 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(a7) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD213PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62180, 460, 3720},
    /*   1 : VFMSUBADD213PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 a7 /r      ] FMA,FUTURE */
        /* 261(002 005) 001(a7) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD213PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62187, 460, 3721},
    /*   2 : VFMSUBADD213PS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 a7 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(a7) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUBADD213PS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33115, 542, 5413},
    /*   3 : VFMSUBADD213PS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 a7 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(a7) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUBADD213PS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33124, 542, 5414},
    /*   4 : VFMSUBADD213PS zmmreg|mask|z,zmmreg,zmmrm512|b32|er [rvm:fv:   evex.nds.512.66.0f38.w0 a7 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(a7) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMSUBADD213PS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+33133, 543, 5415},
};

static const struct itemplate instrux_VFMSUBADD213PD[5] = {
    /*   0 : VFMSUBADD213PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 a7 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(a7) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD213PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62194, 460, 3722},
    /*   1 : VFMSUBADD213PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 a7 /r      ] FMA,FUTURE */
        /* 261(002 205) 001(a7) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD213PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62201, 460, 3723},
    /*   2 : VFMSUBADD213PD xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 a7 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(a7) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUBADD213PD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33088, 542, 5410},
    /*   3 : VFMSUBADD213PD ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 a7 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(a7) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUBADD213PD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33097, 542, 5411},
    /*   4 : VFMSUBADD213PD zmmreg|mask|z,zmmreg,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f38.w1 a7 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(a7) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMSUBADD213PD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+33106, 543, 5412},
};

static const struct itemplate instrux_VFMSUBADD123PS[2] = {
    /*   0 : VFMSUBADD123PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 a7 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(a7) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD123PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62180, 460, 3724},
    /*   1 : VFMSUBADD123PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 a7 /r      ] FMA,FUTURE */
        /* 261(002 005) 001(a7) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD123PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62187, 460, 3725},
};

static const struct itemplate instrux_VFMSUBADD123PD[2] = {
    /*   0 : VFMSUBADD123PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 a7 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(a7) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD123PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62194, 460, 3726},
    /*   1 : VFMSUBADD123PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 a7 /r      ] FMA,FUTURE */
        /* 261(002 205) 001(a7) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD123PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62201, 460, 3727},
};

static const struct itemplate instrux_VFMSUBADD231PS[5] = {
    /*   0 : VFMSUBADD231PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 b7 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(b7) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD231PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62208, 460, 3728},
    /*   1 : VFMSUBADD231PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 b7 /r      ] FMA,FUTURE */
        /* 261(002 005) 001(b7) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD231PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62215, 460, 3729},
    /*   2 : VFMSUBADD231PS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 b7 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(b7) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUBADD231PS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33169, 542, 5419},
    /*   3 : VFMSUBADD231PS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 b7 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(b7) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUBADD231PS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33178, 542, 5420},
    /*   4 : VFMSUBADD231PS zmmreg|mask|z,zmmreg,zmmrm512|b32|er [rvm:fv:   evex.nds.512.66.0f38.w0 b7 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(b7) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMSUBADD231PS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+33187, 543, 5421},
};

static const struct itemplate instrux_VFMSUBADD231PD[5] = {
    /*   0 : VFMSUBADD231PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 b7 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(b7) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD231PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62222, 460, 3730},
    /*   1 : VFMSUBADD231PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 b7 /r      ] FMA,FUTURE */
        /* 261(002 205) 001(b7) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD231PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62229, 460, 3731},
    /*   2 : VFMSUBADD231PD xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 b7 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(b7) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUBADD231PD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33142, 542, 5416},
    /*   3 : VFMSUBADD231PD ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 b7 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(b7) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFMSUBADD231PD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33151, 542, 5417},
    /*   4 : VFMSUBADD231PD zmmreg|mask|z,zmmreg,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f38.w1 b7 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(b7) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFMSUBADD231PD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+33160, 543, 5418},
};

static const struct itemplate instrux_VFMSUBADD321PS[2] = {
    /*   0 : VFMSUBADD321PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 b7 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(b7) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD321PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62208, 460, 3732},
    /*   1 : VFMSUBADD321PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 b7 /r      ] FMA,FUTURE */
        /* 261(002 005) 001(b7) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD321PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62215, 460, 3733},
};

static const struct itemplate instrux_VFMSUBADD321PD[2] = {
    /*   0 : VFMSUBADD321PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 b7 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(b7) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD321PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62222, 460, 3734},
    /*   1 : VFMSUBADD321PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 b7 /r      ] FMA,FUTURE */
        /* 261(002 205) 001(b7) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUBADD321PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62229, 460, 3735},
};

static const struct itemplate instrux_VFNMADD132PS[5] = {
    /*   0 : VFNMADD132PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 9c /r      ] FMA,FUTURE */
        /* 261(002 001) 001(9c) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD132PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62236, 460, 3736},
    /*   1 : VFNMADD132PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 9c /r      ] FMA,FUTURE */
        /* 261(002 005) 001(9c) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD132PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62243, 460, 3737},
    /*   2 : VFNMADD132PS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 9c /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(9c) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMADD132PS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33223, 542, 5425},
    /*   3 : VFNMADD132PS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 9c /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(9c) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMADD132PS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33232, 542, 5426},
    /*   4 : VFNMADD132PS zmmreg|mask|z,zmmreg,zmmrm512|b32|er [rvm:fv:   evex.nds.512.66.0f38.w0 9c /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(9c) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFNMADD132PS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+33241, 543, 5427},
};

static const struct itemplate instrux_VFNMADD132PD[5] = {
    /*   0 : VFNMADD132PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 9c /r      ] FMA,FUTURE */
        /* 261(002 201) 001(9c) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD132PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62250, 460, 3738},
    /*   1 : VFNMADD132PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 9c /r      ] FMA,FUTURE */
        /* 261(002 205) 001(9c) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD132PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62257, 460, 3739},
    /*   2 : VFNMADD132PD xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 9c /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(9c) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMADD132PD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33196, 542, 5422},
    /*   3 : VFNMADD132PD ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 9c /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(9c) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMADD132PD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33205, 542, 5423},
    /*   4 : VFNMADD132PD zmmreg|mask|z,zmmreg,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f38.w1 9c /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(9c) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFNMADD132PD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+33214, 543, 5424},
};

static const struct itemplate instrux_VFNMADD312PS[2] = {
    /*   0 : VFNMADD312PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 9c /r      ] FMA,FUTURE */
        /* 261(002 001) 001(9c) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD312PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62236, 460, 3740},
    /*   1 : VFNMADD312PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 9c /r      ] FMA,FUTURE */
        /* 261(002 005) 001(9c) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD312PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62243, 460, 3741},
};

static const struct itemplate instrux_VFNMADD312PD[2] = {
    /*   0 : VFNMADD312PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 9c /r      ] FMA,FUTURE */
        /* 261(002 201) 001(9c) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD312PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62250, 460, 3742},
    /*   1 : VFNMADD312PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 9c /r      ] FMA,FUTURE */
        /* 261(002 205) 001(9c) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD312PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62257, 460, 3743},
};

static const struct itemplate instrux_VFNMADD213PS[5] = {
    /*   0 : VFNMADD213PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 ac /r      ] FMA,FUTURE */
        /* 261(002 001) 001(ac) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD213PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62264, 460, 3744},
    /*   1 : VFNMADD213PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 ac /r      ] FMA,FUTURE */
        /* 261(002 005) 001(ac) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD213PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62271, 460, 3745},
    /*   2 : VFNMADD213PS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 ac /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(ac) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMADD213PS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33295, 542, 5433},
    /*   3 : VFNMADD213PS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 ac /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(ac) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMADD213PS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33304, 542, 5434},
    /*   4 : VFNMADD213PS zmmreg|mask|z,zmmreg,zmmrm512|b32|er [rvm:fv:   evex.nds.512.66.0f38.w0 ac /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(ac) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFNMADD213PS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+33313, 543, 5435},
};

static const struct itemplate instrux_VFNMADD213PD[5] = {
    /*   0 : VFNMADD213PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 ac /r      ] FMA,FUTURE */
        /* 261(002 201) 001(ac) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD213PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62278, 460, 3746},
    /*   1 : VFNMADD213PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 ac /r      ] FMA,FUTURE */
        /* 261(002 205) 001(ac) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD213PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62285, 460, 3747},
    /*   2 : VFNMADD213PD xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 ac /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(ac) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMADD213PD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33268, 542, 5430},
    /*   3 : VFNMADD213PD ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 ac /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(ac) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMADD213PD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33277, 542, 5431},
    /*   4 : VFNMADD213PD zmmreg|mask|z,zmmreg,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f38.w1 ac /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(ac) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFNMADD213PD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+33286, 543, 5432},
};

static const struct itemplate instrux_VFNMADD123PS[2] = {
    /*   0 : VFNMADD123PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 ac /r      ] FMA,FUTURE */
        /* 261(002 001) 001(ac) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD123PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62264, 460, 3748},
    /*   1 : VFNMADD123PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 ac /r      ] FMA,FUTURE */
        /* 261(002 005) 001(ac) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD123PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62271, 460, 3749},
};

static const struct itemplate instrux_VFNMADD123PD[2] = {
    /*   0 : VFNMADD123PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 ac /r      ] FMA,FUTURE */
        /* 261(002 201) 001(ac) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD123PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62278, 460, 3750},
    /*   1 : VFNMADD123PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 ac /r      ] FMA,FUTURE */
        /* 261(002 205) 001(ac) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD123PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62285, 460, 3751},
};

static const struct itemplate instrux_VFNMADD231PS[5] = {
    /*   0 : VFNMADD231PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 bc /r      ] FMA,FUTURE */
        /* 261(002 001) 001(bc) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD231PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62292, 460, 3752},
    /*   1 : VFNMADD231PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 bc /r      ] FMA,FUTURE */
        /* 261(002 005) 001(bc) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD231PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62299, 460, 3753},
    /*   2 : VFNMADD231PS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 bc /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(bc) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMADD231PS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33367, 542, 5441},
    /*   3 : VFNMADD231PS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 bc /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(bc) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMADD231PS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33376, 542, 5442},
    /*   4 : VFNMADD231PS zmmreg|mask|z,zmmreg,zmmrm512|b32|er [rvm:fv:   evex.nds.512.66.0f38.w0 bc /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(bc) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFNMADD231PS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+33385, 543, 5443},
};

static const struct itemplate instrux_VFNMADD231PD[5] = {
    /*   0 : VFNMADD231PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 bc /r      ] FMA,FUTURE */
        /* 261(002 201) 001(bc) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD231PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62306, 460, 3754},
    /*   1 : VFNMADD231PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 bc /r      ] FMA,FUTURE */
        /* 261(002 205) 001(bc) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD231PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62313, 460, 3755},
    /*   2 : VFNMADD231PD xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 bc /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(bc) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMADD231PD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33340, 542, 5438},
    /*   3 : VFNMADD231PD ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 bc /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(bc) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMADD231PD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33349, 542, 5439},
    /*   4 : VFNMADD231PD zmmreg|mask|z,zmmreg,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f38.w1 bc /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(bc) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFNMADD231PD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+33358, 543, 5440},
};

static const struct itemplate instrux_VFNMADD321PS[2] = {
    /*   0 : VFNMADD321PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 bc /r      ] FMA,FUTURE */
        /* 261(002 001) 001(bc) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD321PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62292, 460, 3756},
    /*   1 : VFNMADD321PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 bc /r      ] FMA,FUTURE */
        /* 261(002 005) 001(bc) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD321PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62299, 460, 3757},
};

static const struct itemplate instrux_VFNMADD321PD[2] = {
    /*   0 : VFNMADD321PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 bc /r      ] FMA,FUTURE */
        /* 261(002 201) 001(bc) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD321PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62306, 460, 3758},
    /*   1 : VFNMADD321PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 bc /r      ] FMA,FUTURE */
        /* 261(002 205) 001(bc) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD321PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62313, 460, 3759},
};

static const struct itemplate instrux_VFNMSUB132PS[5] = {
    /*   0 : VFNMSUB132PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 9e /r      ] FMA,FUTURE */
        /* 261(002 001) 001(9e) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB132PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62320, 460, 3760},
    /*   1 : VFNMSUB132PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 9e /r      ] FMA,FUTURE */
        /* 261(002 005) 001(9e) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB132PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62327, 460, 3761},
    /*   2 : VFNMSUB132PS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 9e /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(9e) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMSUB132PS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33439, 542, 5449},
    /*   3 : VFNMSUB132PS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 9e /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(9e) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMSUB132PS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33448, 542, 5450},
    /*   4 : VFNMSUB132PS zmmreg|mask|z,zmmreg,zmmrm512|b32|er [rvm:fv:   evex.nds.512.66.0f38.w0 9e /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(9e) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFNMSUB132PS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+33457, 543, 5451},
};

static const struct itemplate instrux_VFNMSUB132PD[5] = {
    /*   0 : VFNMSUB132PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 9e /r      ] FMA,FUTURE */
        /* 261(002 201) 001(9e) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB132PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62334, 460, 3762},
    /*   1 : VFNMSUB132PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 9e /r      ] FMA,FUTURE */
        /* 261(002 205) 001(9e) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB132PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62341, 460, 3763},
    /*   2 : VFNMSUB132PD xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 9e /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(9e) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMSUB132PD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33412, 542, 5446},
    /*   3 : VFNMSUB132PD ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 9e /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(9e) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMSUB132PD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33421, 542, 5447},
    /*   4 : VFNMSUB132PD zmmreg|mask|z,zmmreg,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f38.w1 9e /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(9e) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFNMSUB132PD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+33430, 543, 5448},
};

static const struct itemplate instrux_VFNMSUB312PS[2] = {
    /*   0 : VFNMSUB312PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 9e /r      ] FMA,FUTURE */
        /* 261(002 001) 001(9e) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB312PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62320, 460, 3764},
    /*   1 : VFNMSUB312PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 9e /r      ] FMA,FUTURE */
        /* 261(002 005) 001(9e) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB312PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62327, 460, 3765},
};

static const struct itemplate instrux_VFNMSUB312PD[2] = {
    /*   0 : VFNMSUB312PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 9e /r      ] FMA,FUTURE */
        /* 261(002 201) 001(9e) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB312PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62334, 460, 3766},
    /*   1 : VFNMSUB312PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 9e /r      ] FMA,FUTURE */
        /* 261(002 205) 001(9e) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB312PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62341, 460, 3767},
};

static const struct itemplate instrux_VFNMSUB213PS[5] = {
    /*   0 : VFNMSUB213PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 ae /r      ] FMA,FUTURE */
        /* 261(002 001) 001(ae) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB213PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62348, 460, 3768},
    /*   1 : VFNMSUB213PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 ae /r      ] FMA,FUTURE */
        /* 261(002 005) 001(ae) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB213PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62355, 460, 3769},
    /*   2 : VFNMSUB213PS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 ae /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(ae) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMSUB213PS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33511, 542, 5457},
    /*   3 : VFNMSUB213PS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 ae /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(ae) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMSUB213PS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33520, 542, 5458},
    /*   4 : VFNMSUB213PS zmmreg|mask|z,zmmreg,zmmrm512|b32|er [rvm:fv:   evex.nds.512.66.0f38.w0 ae /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(ae) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFNMSUB213PS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+33529, 543, 5459},
};

static const struct itemplate instrux_VFNMSUB213PD[5] = {
    /*   0 : VFNMSUB213PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 ae /r      ] FMA,FUTURE */
        /* 261(002 201) 001(ae) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB213PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62362, 460, 3770},
    /*   1 : VFNMSUB213PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 ae /r      ] FMA,FUTURE */
        /* 261(002 205) 001(ae) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB213PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62369, 460, 3771},
    /*   2 : VFNMSUB213PD xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 ae /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(ae) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMSUB213PD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33484, 542, 5454},
    /*   3 : VFNMSUB213PD ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 ae /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(ae) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMSUB213PD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33493, 542, 5455},
    /*   4 : VFNMSUB213PD zmmreg|mask|z,zmmreg,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f38.w1 ae /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(ae) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFNMSUB213PD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+33502, 543, 5456},
};

static const struct itemplate instrux_VFNMSUB123PS[2] = {
    /*   0 : VFNMSUB123PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 ae /r      ] FMA,FUTURE */
        /* 261(002 001) 001(ae) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB123PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62348, 460, 3772},
    /*   1 : VFNMSUB123PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 ae /r      ] FMA,FUTURE */
        /* 261(002 005) 001(ae) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB123PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62355, 460, 3773},
};

static const struct itemplate instrux_VFNMSUB123PD[2] = {
    /*   0 : VFNMSUB123PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 ae /r      ] FMA,FUTURE */
        /* 261(002 201) 001(ae) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB123PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62362, 460, 3774},
    /*   1 : VFNMSUB123PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 ae /r      ] FMA,FUTURE */
        /* 261(002 205) 001(ae) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB123PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62369, 460, 3775},
};

static const struct itemplate instrux_VFNMSUB231PS[5] = {
    /*   0 : VFNMSUB231PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 be /r      ] FMA,FUTURE */
        /* 261(002 001) 001(be) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB231PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62376, 460, 3776},
    /*   1 : VFNMSUB231PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 be /r      ] FMA,FUTURE */
        /* 261(002 005) 001(be) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB231PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62383, 460, 3777},
    /*   2 : VFNMSUB231PS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 be /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(be) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMSUB231PS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33583, 542, 5465},
    /*   3 : VFNMSUB231PS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 be /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(be) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMSUB231PS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+33592, 542, 5466},
    /*   4 : VFNMSUB231PS zmmreg|mask|z,zmmreg,zmmrm512|b32|er [rvm:fv:   evex.nds.512.66.0f38.w0 be /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(be) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFNMSUB231PS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+33601, 543, 5467},
};

static const struct itemplate instrux_VFNMSUB231PD[5] = {
    /*   0 : VFNMSUB231PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 be /r      ] FMA,FUTURE */
        /* 261(002 201) 001(be) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB231PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62390, 460, 3778},
    /*   1 : VFNMSUB231PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 be /r      ] FMA,FUTURE */
        /* 261(002 205) 001(be) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB231PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62397, 460, 3779},
    /*   2 : VFNMSUB231PD xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 be /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(be) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMSUB231PD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33556, 542, 5462},
    /*   3 : VFNMSUB231PD ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 be /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(be) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFNMSUB231PD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+33565, 542, 5463},
    /*   4 : VFNMSUB231PD zmmreg|mask|z,zmmreg,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f38.w1 be /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(be) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VFNMSUB231PD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+33574, 543, 5464},
};

static const struct itemplate instrux_VFNMSUB321PS[2] = {
    /*   0 : VFNMSUB321PS xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w0 be /r      ] FMA,FUTURE */
        /* 261(002 001) 001(be) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB321PS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62376, 460, 3780},
    /*   1 : VFNMSUB321PS ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w0 be /r      ] FMA,FUTURE */
        /* 261(002 005) 001(be) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB321PS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62383, 460, 3781},
};

static const struct itemplate instrux_VFNMSUB321PD[2] = {
    /*   0 : VFNMSUB321PD xmmreg,xmmreg,xmmrm128 [rvm:      vex.dds.128.66.0f38.w1 be /r      ] FMA,FUTURE */
        /* 261(002 201) 001(be) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB321PD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62390, 460, 3782},
    /*   1 : VFNMSUB321PD ymmreg,ymmreg,ymmrm256 [rvm:      vex.dds.256.66.0f38.w1 be /r      ] FMA,FUTURE */
        /* 261(002 205) 001(be) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB321PD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62397, 460, 3783},
};

static const struct itemplate instrux_VFMADD132SS[2] = {
    /*   0 : VFMADD132SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 99 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(99) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD132SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62404, 460, 3784},
    /*   1 : VFMADD132SS xmmreg|mask|z,xmmreg,xmmrm32|er [rvm:t1s:  evex.nds.lig.66.0f38.w0 99 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 08) 306 001(99) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFMADD132SS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+32503, 544, 5345},
};

static const struct itemplate instrux_VFMADD132SD[2] = {
    /*   0 : VFMADD132SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 99 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(99) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD132SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62411, 460, 3785},
    /*   1 : VFMADD132SD xmmreg|mask|z,xmmreg,xmmrm64|er [rvm:t1s:  evex.nds.lig.66.0f38.w1 99 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 08) 306 001(99) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFMADD132SD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+32494, 544, 5344},
};

static const struct itemplate instrux_VFMADD312SS[1] = {
    /*   0 : VFMADD312SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 99 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(99) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD312SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62404, 460, 3786},
};

static const struct itemplate instrux_VFMADD312SD[1] = {
    /*   0 : VFMADD312SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 99 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(99) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD312SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62411, 460, 3787},
};

static const struct itemplate instrux_VFMADD213SS[2] = {
    /*   0 : VFMADD213SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 a9 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(a9) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD213SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62418, 460, 3788},
    /*   1 : VFMADD213SS xmmreg|mask|z,xmmreg,xmmrm32|er [rvm:t1s:  evex.nds.lig.66.0f38.w0 a9 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 08) 306 001(a9) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFMADD213SS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+32575, 544, 5353},
};

static const struct itemplate instrux_VFMADD213SD[2] = {
    /*   0 : VFMADD213SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 a9 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(a9) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD213SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62425, 460, 3789},
    /*   1 : VFMADD213SD xmmreg|mask|z,xmmreg,xmmrm64|er [rvm:t1s:  evex.nds.lig.66.0f38.w1 a9 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 08) 306 001(a9) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFMADD213SD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+32566, 544, 5352},
};

static const struct itemplate instrux_VFMADD123SS[1] = {
    /*   0 : VFMADD123SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 a9 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(a9) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD123SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62418, 460, 3790},
};

static const struct itemplate instrux_VFMADD123SD[1] = {
    /*   0 : VFMADD123SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 a9 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(a9) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD123SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62425, 460, 3791},
};

static const struct itemplate instrux_VFMADD231SS[2] = {
    /*   0 : VFMADD231SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 b9 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(b9) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD231SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62432, 460, 3792},
    /*   1 : VFMADD231SS xmmreg|mask|z,xmmreg,xmmrm32|er [rvm:t1s:  evex.nds.lig.66.0f38.w0 b9 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 08) 306 001(b9) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFMADD231SS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+32647, 544, 5361},
};

static const struct itemplate instrux_VFMADD231SD[2] = {
    /*   0 : VFMADD231SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 b9 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(b9) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD231SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62439, 460, 3793},
    /*   1 : VFMADD231SD xmmreg|mask|z,xmmreg,xmmrm64|er [rvm:t1s:  evex.nds.lig.66.0f38.w1 b9 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 08) 306 001(b9) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFMADD231SD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+32638, 544, 5360},
};

static const struct itemplate instrux_VFMADD321SS[1] = {
    /*   0 : VFMADD321SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 b9 /r      ] FMA,FUTURE */
        /* 261(002 001) 001(b9) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD321SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62432, 460, 3794},
};

static const struct itemplate instrux_VFMADD321SD[1] = {
    /*   0 : VFMADD321SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 b9 /r      ] FMA,FUTURE */
        /* 261(002 201) 001(b9) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMADD321SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62439, 460, 3795},
};

static const struct itemplate instrux_VFMSUB132SS[2] = {
    /*   0 : VFMSUB132SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 9b /r      ] FMA,FUTURE */
        /* 261(002 001) 001(9b) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB132SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62446, 460, 3796},
    /*   1 : VFMSUB132SS xmmreg|mask|z,xmmreg,xmmrm32|er [rvm:t1s:  evex.nds.lig.66.0f38.w0 9b /r     ] AVX512,FUTURE */
        /* 241(f2 7d 08) 306 001(9b) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFMSUB132SS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+32881, 544, 5387},
};

static const struct itemplate instrux_VFMSUB132SD[2] = {
    /*   0 : VFMSUB132SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 9b /r      ] FMA,FUTURE */
        /* 261(002 201) 001(9b) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB132SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62453, 460, 3797},
    /*   1 : VFMSUB132SD xmmreg|mask|z,xmmreg,xmmrm64|er [rvm:t1s:  evex.nds.lig.66.0f38.w1 9b /r     ] AVX512,FUTURE */
        /* 241(f2 fd 08) 306 001(9b) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFMSUB132SD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+32872, 544, 5386},
};

static const struct itemplate instrux_VFMSUB312SS[1] = {
    /*   0 : VFMSUB312SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 9b /r      ] FMA,FUTURE */
        /* 261(002 001) 001(9b) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB312SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62446, 460, 3798},
};

static const struct itemplate instrux_VFMSUB312SD[1] = {
    /*   0 : VFMSUB312SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 9b /r      ] FMA,FUTURE */
        /* 261(002 201) 001(9b) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB312SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62453, 460, 3799},
};

static const struct itemplate instrux_VFMSUB213SS[2] = {
    /*   0 : VFMSUB213SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 ab /r      ] FMA,FUTURE */
        /* 261(002 001) 001(ab) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB213SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62460, 460, 3800},
    /*   1 : VFMSUB213SS xmmreg|mask|z,xmmreg,xmmrm32|er [rvm:t1s:  evex.nds.lig.66.0f38.w0 ab /r     ] AVX512,FUTURE */
        /* 241(f2 7d 08) 306 001(ab) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFMSUB213SS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+32953, 544, 5395},
};

static const struct itemplate instrux_VFMSUB213SD[2] = {
    /*   0 : VFMSUB213SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 ab /r      ] FMA,FUTURE */
        /* 261(002 201) 001(ab) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB213SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62467, 460, 3801},
    /*   1 : VFMSUB213SD xmmreg|mask|z,xmmreg,xmmrm64|er [rvm:t1s:  evex.nds.lig.66.0f38.w1 ab /r     ] AVX512,FUTURE */
        /* 241(f2 fd 08) 306 001(ab) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFMSUB213SD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+32944, 544, 5394},
};

static const struct itemplate instrux_VFMSUB123SS[1] = {
    /*   0 : VFMSUB123SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 ab /r      ] FMA,FUTURE */
        /* 261(002 001) 001(ab) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB123SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62460, 460, 3802},
};

static const struct itemplate instrux_VFMSUB123SD[1] = {
    /*   0 : VFMSUB123SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 ab /r      ] FMA,FUTURE */
        /* 261(002 201) 001(ab) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB123SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62467, 460, 3803},
};

static const struct itemplate instrux_VFMSUB231SS[2] = {
    /*   0 : VFMSUB231SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 bb /r      ] FMA,FUTURE */
        /* 261(002 001) 001(bb) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB231SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62474, 460, 3804},
    /*   1 : VFMSUB231SS xmmreg|mask|z,xmmreg,xmmrm32|er [rvm:t1s:  evex.nds.lig.66.0f38.w0 bb /r     ] AVX512,FUTURE */
        /* 241(f2 7d 08) 306 001(bb) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFMSUB231SS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+33025, 544, 5403},
};

static const struct itemplate instrux_VFMSUB231SD[2] = {
    /*   0 : VFMSUB231SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 bb /r      ] FMA,FUTURE */
        /* 261(002 201) 001(bb) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB231SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62481, 460, 3805},
    /*   1 : VFMSUB231SD xmmreg|mask|z,xmmreg,xmmrm64|er [rvm:t1s:  evex.nds.lig.66.0f38.w1 bb /r     ] AVX512,FUTURE */
        /* 241(f2 fd 08) 306 001(bb) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFMSUB231SD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+33016, 544, 5402},
};

static const struct itemplate instrux_VFMSUB321SS[1] = {
    /*   0 : VFMSUB321SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 bb /r      ] FMA,FUTURE */
        /* 261(002 001) 001(bb) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB321SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62474, 460, 3806},
};

static const struct itemplate instrux_VFMSUB321SD[1] = {
    /*   0 : VFMSUB321SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 bb /r      ] FMA,FUTURE */
        /* 261(002 201) 001(bb) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFMSUB321SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62481, 460, 3807},
};

static const struct itemplate instrux_VFNMADD132SS[2] = {
    /*   0 : VFNMADD132SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 9d /r      ] FMA,FUTURE */
        /* 261(002 001) 001(9d) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD132SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62488, 460, 3808},
    /*   1 : VFNMADD132SS xmmreg|mask|z,xmmreg,xmmrm32|er [rvm:t1s:  evex.nds.lig.66.0f38.w0 9d /r     ] AVX512,FUTURE */
        /* 241(f2 7d 08) 306 001(9d) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFNMADD132SS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+33259, 544, 5429},
};

static const struct itemplate instrux_VFNMADD132SD[2] = {
    /*   0 : VFNMADD132SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 9d /r      ] FMA,FUTURE */
        /* 261(002 201) 001(9d) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD132SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62495, 460, 3809},
    /*   1 : VFNMADD132SD xmmreg|mask|z,xmmreg,xmmrm64|er [rvm:t1s:  evex.nds.lig.66.0f38.w1 9d /r     ] AVX512,FUTURE */
        /* 241(f2 fd 08) 306 001(9d) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFNMADD132SD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+33250, 544, 5428},
};

static const struct itemplate instrux_VFNMADD312SS[1] = {
    /*   0 : VFNMADD312SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 9d /r      ] FMA,FUTURE */
        /* 261(002 001) 001(9d) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD312SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62488, 460, 3810},
};

static const struct itemplate instrux_VFNMADD312SD[1] = {
    /*   0 : VFNMADD312SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 9d /r      ] FMA,FUTURE */
        /* 261(002 201) 001(9d) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD312SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62495, 460, 3811},
};

static const struct itemplate instrux_VFNMADD213SS[2] = {
    /*   0 : VFNMADD213SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 ad /r      ] FMA,FUTURE */
        /* 261(002 001) 001(ad) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD213SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62502, 460, 3812},
    /*   1 : VFNMADD213SS xmmreg|mask|z,xmmreg,xmmrm32|er [rvm:t1s:  evex.nds.lig.66.0f38.w0 ad /r     ] AVX512,FUTURE */
        /* 241(f2 7d 08) 306 001(ad) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFNMADD213SS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+33331, 544, 5437},
};

static const struct itemplate instrux_VFNMADD213SD[2] = {
    /*   0 : VFNMADD213SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 ad /r      ] FMA,FUTURE */
        /* 261(002 201) 001(ad) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD213SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62509, 460, 3813},
    /*   1 : VFNMADD213SD xmmreg|mask|z,xmmreg,xmmrm64|er [rvm:t1s:  evex.nds.lig.66.0f38.w1 ad /r     ] AVX512,FUTURE */
        /* 241(f2 fd 08) 306 001(ad) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFNMADD213SD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+33322, 544, 5436},
};

static const struct itemplate instrux_VFNMADD123SS[1] = {
    /*   0 : VFNMADD123SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 ad /r      ] FMA,FUTURE */
        /* 261(002 001) 001(ad) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD123SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62502, 460, 3814},
};

static const struct itemplate instrux_VFNMADD123SD[1] = {
    /*   0 : VFNMADD123SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 ad /r      ] FMA,FUTURE */
        /* 261(002 201) 001(ad) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD123SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62509, 460, 3815},
};

static const struct itemplate instrux_VFNMADD231SS[2] = {
    /*   0 : VFNMADD231SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 bd /r      ] FMA,FUTURE */
        /* 261(002 001) 001(bd) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD231SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62516, 460, 3816},
    /*   1 : VFNMADD231SS xmmreg|mask|z,xmmreg,xmmrm32|er [rvm:t1s:  evex.nds.lig.66.0f38.w0 bd /r     ] AVX512,FUTURE */
        /* 241(f2 7d 08) 306 001(bd) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFNMADD231SS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+33403, 544, 5445},
};

static const struct itemplate instrux_VFNMADD231SD[2] = {
    /*   0 : VFNMADD231SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 bd /r      ] FMA,FUTURE */
        /* 261(002 201) 001(bd) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD231SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62523, 460, 3817},
    /*   1 : VFNMADD231SD xmmreg|mask|z,xmmreg,xmmrm64|er [rvm:t1s:  evex.nds.lig.66.0f38.w1 bd /r     ] AVX512,FUTURE */
        /* 241(f2 fd 08) 306 001(bd) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFNMADD231SD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+33394, 544, 5444},
};

static const struct itemplate instrux_VFNMADD321SS[1] = {
    /*   0 : VFNMADD321SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 bd /r      ] FMA,FUTURE */
        /* 261(002 001) 001(bd) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD321SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62516, 460, 3818},
};

static const struct itemplate instrux_VFNMADD321SD[1] = {
    /*   0 : VFNMADD321SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 bd /r      ] FMA,FUTURE */
        /* 261(002 201) 001(bd) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMADD321SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62523, 460, 3819},
};

static const struct itemplate instrux_VFNMSUB132SS[2] = {
    /*   0 : VFNMSUB132SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 9f /r      ] FMA,FUTURE */
        /* 261(002 001) 001(9f) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB132SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62530, 460, 3820},
    /*   1 : VFNMSUB132SS xmmreg|mask|z,xmmreg,xmmrm32|er [rvm:t1s:  evex.nds.lig.66.0f38.w0 9f /r     ] AVX512,FUTURE */
        /* 241(f2 7d 08) 306 001(9f) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFNMSUB132SS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+33475, 544, 5453},
};

static const struct itemplate instrux_VFNMSUB132SD[2] = {
    /*   0 : VFNMSUB132SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 9f /r      ] FMA,FUTURE */
        /* 261(002 201) 001(9f) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB132SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62537, 460, 3821},
    /*   1 : VFNMSUB132SD xmmreg|mask|z,xmmreg,xmmrm64|er [rvm:t1s:  evex.nds.lig.66.0f38.w1 9f /r     ] AVX512,FUTURE */
        /* 241(f2 fd 08) 306 001(9f) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFNMSUB132SD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+33466, 544, 5452},
};

static const struct itemplate instrux_VFNMSUB312SS[1] = {
    /*   0 : VFNMSUB312SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 9f /r      ] FMA,FUTURE */
        /* 261(002 001) 001(9f) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB312SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62530, 460, 3822},
};

static const struct itemplate instrux_VFNMSUB312SD[1] = {
    /*   0 : VFNMSUB312SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 9f /r      ] FMA,FUTURE */
        /* 261(002 201) 001(9f) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB312SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62537, 460, 3823},
};

static const struct itemplate instrux_VFNMSUB213SS[2] = {
    /*   0 : VFNMSUB213SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 af /r      ] FMA,FUTURE */
        /* 261(002 001) 001(af) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB213SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62544, 460, 3824},
    /*   1 : VFNMSUB213SS xmmreg|mask|z,xmmreg,xmmrm32|er [rvm:t1s:  evex.nds.lig.66.0f38.w0 af /r     ] AVX512,FUTURE */
        /* 241(f2 7d 08) 306 001(af) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFNMSUB213SS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+33547, 544, 5461},
};

static const struct itemplate instrux_VFNMSUB213SD[2] = {
    /*   0 : VFNMSUB213SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 af /r      ] FMA,FUTURE */
        /* 261(002 201) 001(af) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB213SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62551, 460, 3825},
    /*   1 : VFNMSUB213SD xmmreg|mask|z,xmmreg,xmmrm64|er [rvm:t1s:  evex.nds.lig.66.0f38.w1 af /r     ] AVX512,FUTURE */
        /* 241(f2 fd 08) 306 001(af) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFNMSUB213SD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+33538, 544, 5460},
};

static const struct itemplate instrux_VFNMSUB123SS[1] = {
    /*   0 : VFNMSUB123SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 af /r      ] FMA,FUTURE */
        /* 261(002 001) 001(af) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB123SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62544, 460, 3826},
};

static const struct itemplate instrux_VFNMSUB123SD[1] = {
    /*   0 : VFNMSUB123SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 af /r      ] FMA,FUTURE */
        /* 261(002 201) 001(af) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB123SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62551, 460, 3827},
};

static const struct itemplate instrux_VFNMSUB231SS[2] = {
    /*   0 : VFNMSUB231SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 bf /r      ] FMA,FUTURE */
        /* 261(002 001) 001(bf) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB231SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62558, 460, 3828},
    /*   1 : VFNMSUB231SS xmmreg|mask|z,xmmreg,xmmrm32|er [rvm:t1s:  evex.nds.lig.66.0f38.w0 bf /r     ] AVX512,FUTURE */
        /* 241(f2 7d 08) 306 001(bf) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFNMSUB231SS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+33619, 544, 5469},
};

static const struct itemplate instrux_VFNMSUB231SD[2] = {
    /*   0 : VFNMSUB231SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 bf /r      ] FMA,FUTURE */
        /* 261(002 201) 001(bf) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB231SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62565, 460, 3829},
    /*   1 : VFNMSUB231SD xmmreg|mask|z,xmmreg,xmmrm64|er [rvm:t1s:  evex.nds.lig.66.0f38.w1 bf /r     ] AVX512,FUTURE */
        /* 241(f2 fd 08) 306 001(bf) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFNMSUB231SD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+33610, 544, 5468},
};

static const struct itemplate instrux_VFNMSUB321SS[1] = {
    /*   0 : VFNMSUB321SS xmmreg,xmmreg,xmmrm32 [rvm:      vex.dds.128.66.0f38.w0 bf /r      ] FMA,FUTURE */
        /* 261(002 001) 001(bf) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB321SS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62558, 460, 3830},
};

static const struct itemplate instrux_VFNMSUB321SD[1] = {
    /*   0 : VFNMSUB321SD xmmreg,xmmreg,xmmrm64 [rvm:      vex.dds.128.66.0f38.w1 bf /r      ] FMA,FUTURE */
        /* 261(002 201) 001(bf) 120 : NOAPX,VEX,FMA,FUTURE */
        {I_VFNMSUB321SD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62565, 460, 3831},
};

static const struct itemplate instrux_VCVTPH2PS[8] = {
    /*   0 : VCVTPH2PS ymmreg,xmmrm128 [rm:       vex.256.66.0f38.w0 13 /r          ] F16C,FUTURE */
        /* 270(002 005) 001(13) 110 : NOAPX,VEX,F16C,FUTURE */
        {I_VCVTPH2PS, 2, {YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62572, 461, 3836},
    /*   1 : VCVTPH2PS xmmreg,xmmrm64 [rm:       vex.128.66.0f38.w0 13 /r          ] F16C,FUTURE */
        /* 270(002 001) 001(13) 110 : NOAPX,VEX,F16C,FUTURE */
        {I_VCVTPH2PS, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62579, 461, 3837},
    /*   2 : VCVTPH2PS xmmreg|mask|z,xmmrm64 [rm:hvm:   evex.128.66.0f38.w0 13 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 314 001(13) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPH2PS, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+31360, 542, 5186},
    /*   3 : VCVTPH2PS ymmreg|mask|z,xmmrm128 [rm:hvm:   evex.256.66.0f38.w0 13 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 314 001(13) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPH2PS, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+31369, 542, 5187},
    /*   4 : VCVTPH2PS zmmreg|mask|z,ymmrm256|sae [rm:hvm:   evex.512.66.0f38.w0 13 /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 314 001(13) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VCVTPH2PS, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+31378, 543, 5188},
    /*   5 : VCVTPH2PS xmmreg|mask|z,xmmrm64 [rm:hvm:   evex.128.66.0f38.w0 13 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 314 001(13) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPH2PS, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+31360, 542, 7104},
    /*   6 : VCVTPH2PS ymmreg|mask|z,xmmrm128 [rm:hvm:   evex.256.66.0f38.w0 13 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 314 001(13) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPH2PS, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+31369, 542, 7105},
    /*   7 : VCVTPH2PS zmmreg|mask|z,ymmrm256|sae [rm:hvm:   evex.512.66.0f38.w0 13 /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 314 001(13) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VCVTPH2PS, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+31378, 543, 7106},
};

static const struct itemplate instrux_VCVTPS2PH[14] = {
    /*   0 : VCVTPS2PH xmmrm128,ymmreg,imm8 [mri:      vex.256.66.0f3a.w0 1d /r ib       ] F16C,FUTURE */
        /* 270(003 005) 001(1d) 101 022 : NOAPX,VEX,F16C,FUTURE */
        {I_VCVTPS2PH, 3, {RM_XMM|BITS128|RN_L16,YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52691, 461, 3838},
    /*   1 : VCVTPS2PH xmmrm64,xmmreg,imm8 [mri:      vex.128.66.0f3a.w0 1d /r ib       ] F16C,FUTURE */
        /* 270(003 001) 001(1d) 101 022 : NOAPX,VEX,F16C,FUTURE */
        {I_VCVTPS2PH, 3, {RM_XMM|BITS64|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+52699, 461, 3839},
    /*   2 : VCVTPS2PH xmmreg|mask|z,xmmreg,imm8 [mri:hvm:  evex.128.66.0f3a.w0 1d /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 7d 08) 314 001(1d) 101 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPS2PH, 3, {XMMREG,XMMREG,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18333, 542, 5195},
    /*   3 : VCVTPS2PH xmmreg|mask|z,ymmreg,imm8 [mri:hvm:  evex.256.66.0f3a.w0 1d /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 7d 28) 314 001(1d) 101 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPS2PH, 3, {XMMREG,YMMREG,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18343, 542, 5196},
    /*   4 : VCVTPS2PH ymmreg|mask|z,zmmreg|sae,imm8 [mri:hvm:  evex.512.66.0f3a.w0 1d /r ib      ] AVX512,FUTURE */
        /* 250(f3 7d 48) 314 001(1d) 101 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VCVTPS2PH, 3, {YMMREG,ZMMREG,IMM_NORMAL|BITS8,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+18353, 543, 5197},
    /*   5 : VCVTPS2PH mem64|mask,xmmreg,imm8 [mri:hvm:  evex.128.66.0f3a.w0 1d /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 7d 08) 314 001(1d) 101 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPS2PH, 3, {MEMORY|BITS64,XMMREG,IMM_NORMAL|BITS8,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18333, 542, 5198},
    /*   6 : VCVTPS2PH mem128|mask,ymmreg,imm8 [mri:hvm:  evex.256.66.0f3a.w0 1d /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 7d 28) 314 001(1d) 101 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPS2PH, 3, {MEMORY|BITS128,YMMREG,IMM_NORMAL|BITS8,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18343, 542, 5199},
    /*   7 : VCVTPS2PH mem256|mask,zmmreg|sae,imm8 [mri:hvm:  evex.512.66.0f3a.w0 1d /r ib      ] AVX512,FUTURE */
        /* 250(f3 7d 48) 314 001(1d) 101 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VCVTPS2PH, 3, {MEMORY|BITS256,ZMMREG,IMM_NORMAL|BITS8,0,0}, {MASK,SAE,0,0,0}, nasm_bytecodes+18353, 543, 5200},
    /*   8 : VCVTPS2PH xmmreg|mask|z,xmmreg,imm8 [mri:hvm:  evex.128.66.0f3a.w0 1d /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 7d 08) 314 001(1d) 101 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPS2PH, 3, {XMMREG,XMMREG,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18333, 542, 7125},
    /*   9 : VCVTPS2PH mem64|mask,xmmreg,imm8 [mri:hvm:  evex.128.66.0f3a.w0 1d /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 7d 08) 314 001(1d) 101 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPS2PH, 3, {MEMORY|BITS64,XMMREG,IMM_NORMAL|BITS8,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18333, 542, 7126},
    /*  10 : VCVTPS2PH xmmreg|mask|z,ymmreg,imm8 [mri:hvm:  evex.256.66.0f3a.w0 1d /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 7d 28) 314 001(1d) 101 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPS2PH, 3, {XMMREG,YMMREG,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18343, 542, 7127},
    /*  11 : VCVTPS2PH mem128|mask,ymmreg,imm8 [mri:hvm:  evex.256.66.0f3a.w0 1d /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 7d 28) 314 001(1d) 101 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPS2PH, 3, {MEMORY|BITS128,YMMREG,IMM_NORMAL|BITS8,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18343, 542, 7128},
    /*  12 : VCVTPS2PH ymmreg|mask|z,zmmreg|sae,imm8 [mri:hvm:  evex.512.66.0f3a.w0 1d /r ib      ] AVX512,FUTURE */
        /* 250(f3 7d 48) 314 001(1d) 101 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VCVTPS2PH, 3, {YMMREG,ZMMREG,IMM_NORMAL|BITS8,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+18353, 543, 7129},
    /*  13 : VCVTPS2PH mem256|mask,zmmreg|sae,imm8 [mri:hvm:  evex.512.66.0f3a.w0 1d /r ib      ] AVX512,FUTURE */
        /* 250(f3 7d 48) 314 001(1d) 101 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VCVTPS2PH, 3, {MEMORY|BITS256,ZMMREG,IMM_NORMAL|BITS8,0,0}, {MASK,SAE,0,0,0}, nasm_bytecodes+18353, 543, 7130},
};

static const struct itemplate instrux_XSTORE[1] = {
    /*   0 : XSTORE void [          0f a7 c0                          ] PENT,CYRIX */
        /* 355 002(a7 c0) : PENT,CYRIX */
        {I_XSTORE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72514, 462, 3844},
};

static const struct itemplate instrux_XCRYPTECB[1] = {
    /*   0 : XCRYPTECB void [          f3 0f a7 c8                       ] PENT,CYRIX */
        /* 333 355 002(a7 c8) : PENT,CYRIX */
        {I_XCRYPTECB, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69975, 462, 3845},
};

static const struct itemplate instrux_XCRYPTCBC[1] = {
    /*   0 : XCRYPTCBC void [          f3 0f a7 d0                       ] PENT,CYRIX */
        /* 333 355 002(a7 d0) : PENT,CYRIX */
        {I_XCRYPTCBC, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69981, 462, 3846},
};

static const struct itemplate instrux_XCRYPTCTR[1] = {
    /*   0 : XCRYPTCTR void [          f3 0f a7 d8                       ] PENT,CYRIX */
        /* 333 355 002(a7 d8) : PENT,CYRIX */
        {I_XCRYPTCTR, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69987, 462, 3847},
};

static const struct itemplate instrux_XCRYPTCFB[1] = {
    /*   0 : XCRYPTCFB void [          f3 0f a7 e0                       ] PENT,CYRIX */
        /* 333 355 002(a7 e0) : PENT,CYRIX */
        {I_XCRYPTCFB, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69993, 462, 3848},
};

static const struct itemplate instrux_XCRYPTOFB[1] = {
    /*   0 : XCRYPTOFB void [          f3 0f a7 e8                       ] PENT,CYRIX */
        /* 333 355 002(a7 e8) : PENT,CYRIX */
        {I_XCRYPTOFB, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+69999, 462, 3849},
};

static const struct itemplate instrux_MONTMUL[1] = {
    /*   0 : MONTMUL void [          f3 0f a6 c0                       ] PENT,CYRIX */
        /* 333 355 002(a6 c0) : PENT,CYRIX */
        {I_MONTMUL, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70005, 462, 3850},
};

static const struct itemplate instrux_XSHA1[1] = {
    /*   0 : XSHA1 void [          f3 0f a6 c8                       ] PENT,CYRIX */
        /* 333 355 002(a6 c8) : PENT,CYRIX */
        {I_XSHA1, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70011, 462, 3851},
};

static const struct itemplate instrux_XSHA256[1] = {
    /*   0 : XSHA256 void [          f3 0f a6 d0                       ] PENT,CYRIX */
        /* 333 355 002(a6 d0) : PENT,CYRIX */
        {I_XSHA256, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70017, 462, 3852},
};

static const struct itemplate instrux_LLWPCB[2] = {
    /*   0 : LLWPCB reg32 [m:        xop.m9.w0.l0.p0 12 /0             ] 386,AMD */
        /* 270(111 000) 001(12) 200 : NOAPX,VEX,386,AMD */
        {I_LLWPCB, 1, {REG_GPR|BITS32|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62586, 463, 3863},
    /*   1 : LLWPCB reg64 [m:        xop.m9.w1.l0.p0 12 /0             ] LONG,PROT,X86_64,AMD */
        /* 270(111 200) 001(12) 200 : NOAPX,LONG,VEX,PROT,X86_64,AMD */
        {I_LLWPCB, 1, {REG_GPR|BITS64|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62593, 464, 3864},
};

static const struct itemplate instrux_SLWPCB[2] = {
    /*   0 : SLWPCB reg32 [m:        xop.m9.w0.l0.p0 12 /1             ] 386,AMD */
        /* 270(111 000) 001(12) 201 : NOAPX,VEX,386,AMD */
        {I_SLWPCB, 1, {REG_GPR|BITS32|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62600, 463, 3866},
    /*   1 : SLWPCB reg64 [m:        xop.m9.w1.l0.p0 12 /1             ] LONG,PROT,X86_64,AMD */
        /* 270(111 200) 001(12) 201 : NOAPX,LONG,VEX,PROT,X86_64,AMD */
        {I_SLWPCB, 1, {REG_GPR|BITS64|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62607, 464, 3867},
};

static const struct itemplate instrux_LWPVAL[2] = {
    /*   0 : LWPVAL reg32,rm32,imm32 [vmi:      xop.m10.w0.ndd.l0.p0 12 /1 id     ] 386,AMD */
        /* 260(112 000) 001(12) 211 042 : NOAPX,VEX,386,AMD */
        {I_LWPVAL, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+52707, 463, 3869},
    /*   1 : LWPVAL reg64,rm32,imm32 [vmi:      xop.m10.w1.ndd.l0.p0 12 /1 id     ] LONG,PROT,X86_64,AMD */
        /* 260(112 200) 001(12) 211 042 : NOAPX,LONG,VEX,PROT,X86_64,AMD */
        {I_LWPVAL, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS32|RN_L16,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+52715, 464, 3870},
};

static const struct itemplate instrux_LWPINS[2] = {
    /*   0 : LWPINS reg32,rm32,imm32 [vmi:      xop.m10.w0.ndd.l0.p0 12 /0 id     ] 386,AMD */
        /* 260(112 000) 001(12) 210 042 : NOAPX,VEX,386,AMD */
        {I_LWPINS, 3, {REG_GPR|BITS32|RN_L16,RM_GPR|BITS32|RN_L16,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+52723, 463, 3872},
    /*   1 : LWPINS reg64,rm32,imm32 [vmi:      xop.m10.w1.ndd.l0.p0 12 /0 id     ] LONG,PROT,X86_64,AMD */
        /* 260(112 200) 001(12) 210 042 : NOAPX,LONG,VEX,PROT,X86_64,AMD */
        {I_LWPINS, 3, {REG_GPR|BITS64|RN_L16,RM_GPR|BITS32|RN_L16,IMM_NORMAL|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+52731, 464, 3873},
};

static const struct itemplate instrux_VFMADDPD[8] = {
    /*   0 : VFMADDPD xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     vex.m3.w0.nds.l0.p1 69 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 001) 001(69) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDPD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+52739, 465, 3879},
    /*   1 : VFMADDPD xmmreg,xmmrm128,xmmreg [r+vms:     vex.m3.w0.nds.l0.p1 69 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 001) 001(69) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDPD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+52747, 465, 3879},
    /*   2 : VFMADDPD ymmreg,ymmreg*,ymmrm256,ymmreg [rvms:     vex.m3.w0.nds.l1.p1 69 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 005) 001(69) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDPD, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+52755, 465, 3880},
    /*   3 : VFMADDPD ymmreg,ymmrm256,ymmreg [r+vms:     vex.m3.w0.nds.l1.p1 69 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 005) 001(69) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDPD, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+52763, 465, 3880},
    /*   4 : VFMADDPD xmmreg,xmmreg*,xmmreg,xmmrm128 [rvsm:     vex.m3.w1.nds.l0.p1 69 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 201) 001(69) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDPD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+52771, 465, 3881},
    /*   5 : VFMADDPD xmmreg,xmmreg,xmmrm128 [r+vsm:     vex.m3.w1.nds.l0.p1 69 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 201) 001(69) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+52779, 465, 3881},
    /*   6 : VFMADDPD ymmreg,ymmreg*,ymmreg,ymmrm256 [rvsm:     vex.m3.w1.nds.l1.p1 69 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 205) 001(69) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDPD, 4, {YMMREG|RN_L16,YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+52787, 465, 3882},
    /*   7 : VFMADDPD ymmreg,ymmreg,ymmrm256 [r+vsm:     vex.m3.w1.nds.l1.p1 69 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 205) 001(69) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+52795, 465, 3882},
};

static const struct itemplate instrux_VFMADDPS[8] = {
    /*   0 : VFMADDPS xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     vex.m3.w0.nds.l0.p1 68 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 001) 001(68) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDPS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+52803, 465, 3884},
    /*   1 : VFMADDPS xmmreg,xmmrm128,xmmreg [r+vms:     vex.m3.w0.nds.l0.p1 68 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 001) 001(68) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDPS, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+52811, 465, 3884},
    /*   2 : VFMADDPS ymmreg,ymmreg*,ymmrm256,ymmreg [rvms:     vex.m3.w0.nds.l1.p1 68 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 005) 001(68) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDPS, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+52819, 465, 3885},
    /*   3 : VFMADDPS ymmreg,ymmrm256,ymmreg [r+vms:     vex.m3.w0.nds.l1.p1 68 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 005) 001(68) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDPS, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+52827, 465, 3885},
    /*   4 : VFMADDPS xmmreg,xmmreg*,xmmreg,xmmrm128 [rvsm:     vex.m3.w1.nds.l0.p1 68 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 201) 001(68) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDPS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+52835, 465, 3886},
    /*   5 : VFMADDPS xmmreg,xmmreg,xmmrm128 [r+vsm:     vex.m3.w1.nds.l0.p1 68 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 201) 001(68) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+52843, 465, 3886},
    /*   6 : VFMADDPS ymmreg,ymmreg*,ymmreg,ymmrm256 [rvsm:     vex.m3.w1.nds.l1.p1 68 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 205) 001(68) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDPS, 4, {YMMREG|RN_L16,YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+52851, 465, 3887},
    /*   7 : VFMADDPS ymmreg,ymmreg,ymmrm256 [r+vsm:     vex.m3.w1.nds.l1.p1 68 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 205) 001(68) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+52859, 465, 3887},
};

static const struct itemplate instrux_VFMADDSD[4] = {
    /*   0 : VFMADDSD xmmreg,xmmreg*,xmmrm64,xmmreg [rvms:     vex.m3.w0.nds.l0.p1 6b /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 001) 001(6b) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+52867, 465, 3889},
    /*   1 : VFMADDSD xmmreg,xmmrm64,xmmreg [r+vms:     vex.m3.w0.nds.l0.p1 6b /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 001) 001(6b) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSD, 3, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+52875, 465, 3889},
    /*   2 : VFMADDSD xmmreg,xmmreg*,xmmreg,xmmrm64 [rvsm:     vex.m3.w1.nds.l0.p1 6b /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 201) 001(6b) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+52883, 465, 3890},
    /*   3 : VFMADDSD xmmreg,xmmreg,xmmrm64 [r+vsm:     vex.m3.w1.nds.l0.p1 6b /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 201) 001(6b) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+52891, 465, 3890},
};

static const struct itemplate instrux_VFMADDSS[4] = {
    /*   0 : VFMADDSS xmmreg,xmmreg*,xmmrm32,xmmreg [rvms:     vex.m3.w0.nds.l0.p1 6a /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 001) 001(6a) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+52899, 465, 3892},
    /*   1 : VFMADDSS xmmreg,xmmrm32,xmmreg [r+vms:     vex.m3.w0.nds.l0.p1 6a /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 001) 001(6a) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSS, 3, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+52907, 465, 3892},
    /*   2 : VFMADDSS xmmreg,xmmreg*,xmmreg,xmmrm32 [rvsm:     vex.m3.w1.nds.l0.p1 6a /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 201) 001(6a) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+52915, 465, 3893},
    /*   3 : VFMADDSS xmmreg,xmmreg,xmmrm32 [r+vsm:     vex.m3.w1.nds.l0.p1 6a /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 201) 001(6a) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+52923, 465, 3893},
};

static const struct itemplate instrux_VFMADDSUBPD[8] = {
    /*   0 : VFMADDSUBPD xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     vex.m3.w0.nds.l0.p1 5d /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 001) 001(5d) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSUBPD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+52931, 465, 3895},
    /*   1 : VFMADDSUBPD xmmreg,xmmrm128,xmmreg [r+vms:     vex.m3.w0.nds.l0.p1 5d /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 001) 001(5d) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSUBPD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+52939, 465, 3895},
    /*   2 : VFMADDSUBPD ymmreg,ymmreg*,ymmrm256,ymmreg [rvms:     vex.m3.w0.nds.l1.p1 5d /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 005) 001(5d) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSUBPD, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+52947, 465, 3896},
    /*   3 : VFMADDSUBPD ymmreg,ymmrm256,ymmreg [r+vms:     vex.m3.w0.nds.l1.p1 5d /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 005) 001(5d) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSUBPD, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+52955, 465, 3896},
    /*   4 : VFMADDSUBPD xmmreg,xmmreg*,xmmreg,xmmrm128 [rvsm:     vex.m3.w1.nds.l0.p1 5d /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 201) 001(5d) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSUBPD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+52963, 465, 3897},
    /*   5 : VFMADDSUBPD xmmreg,xmmreg,xmmrm128 [r+vsm:     vex.m3.w1.nds.l0.p1 5d /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 201) 001(5d) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSUBPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+52971, 465, 3897},
    /*   6 : VFMADDSUBPD ymmreg,ymmreg*,ymmreg,ymmrm256 [rvsm:     vex.m3.w1.nds.l1.p1 5d /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 205) 001(5d) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSUBPD, 4, {YMMREG|RN_L16,YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+52979, 465, 3898},
    /*   7 : VFMADDSUBPD ymmreg,ymmreg,ymmrm256 [r+vsm:     vex.m3.w1.nds.l1.p1 5d /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 205) 001(5d) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSUBPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+52987, 465, 3898},
};

static const struct itemplate instrux_VFMADDSUBPS[8] = {
    /*   0 : VFMADDSUBPS xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     vex.m3.w0.nds.l0.p1 5c /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 001) 001(5c) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSUBPS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+52995, 465, 3900},
    /*   1 : VFMADDSUBPS xmmreg,xmmrm128,xmmreg [r+vms:     vex.m3.w0.nds.l0.p1 5c /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 001) 001(5c) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSUBPS, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53003, 465, 3900},
    /*   2 : VFMADDSUBPS ymmreg,ymmreg*,ymmrm256,ymmreg [rvms:     vex.m3.w0.nds.l1.p1 5c /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 005) 001(5c) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSUBPS, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53011, 465, 3901},
    /*   3 : VFMADDSUBPS ymmreg,ymmrm256,ymmreg [r+vms:     vex.m3.w0.nds.l1.p1 5c /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 005) 001(5c) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSUBPS, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53019, 465, 3901},
    /*   4 : VFMADDSUBPS xmmreg,xmmreg*,xmmreg,xmmrm128 [rvsm:     vex.m3.w1.nds.l0.p1 5c /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 201) 001(5c) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSUBPS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53027, 465, 3902},
    /*   5 : VFMADDSUBPS xmmreg,xmmreg,xmmrm128 [r+vsm:     vex.m3.w1.nds.l0.p1 5c /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 201) 001(5c) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSUBPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53035, 465, 3902},
    /*   6 : VFMADDSUBPS ymmreg,ymmreg*,ymmreg,ymmrm256 [rvsm:     vex.m3.w1.nds.l1.p1 5c /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 205) 001(5c) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSUBPS, 4, {YMMREG|RN_L16,YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53043, 465, 3903},
    /*   7 : VFMADDSUBPS ymmreg,ymmreg,ymmrm256 [r+vsm:     vex.m3.w1.nds.l1.p1 5c /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 205) 001(5c) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMADDSUBPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53051, 465, 3903},
};

static const struct itemplate instrux_VFMSUBADDPD[8] = {
    /*   0 : VFMSUBADDPD xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     vex.m3.w0.nds.l0.p1 5f /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 001) 001(5f) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBADDPD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53059, 465, 3905},
    /*   1 : VFMSUBADDPD xmmreg,xmmrm128,xmmreg [r+vms:     vex.m3.w0.nds.l0.p1 5f /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 001) 001(5f) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBADDPD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53067, 465, 3905},
    /*   2 : VFMSUBADDPD ymmreg,ymmreg*,ymmrm256,ymmreg [rvms:     vex.m3.w0.nds.l1.p1 5f /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 005) 001(5f) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBADDPD, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53075, 465, 3906},
    /*   3 : VFMSUBADDPD ymmreg,ymmrm256,ymmreg [r+vms:     vex.m3.w0.nds.l1.p1 5f /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 005) 001(5f) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBADDPD, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53083, 465, 3906},
    /*   4 : VFMSUBADDPD xmmreg,xmmreg*,xmmreg,xmmrm128 [rvsm:     vex.m3.w1.nds.l0.p1 5f /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 201) 001(5f) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBADDPD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53091, 465, 3907},
    /*   5 : VFMSUBADDPD xmmreg,xmmreg,xmmrm128 [r+vsm:     vex.m3.w1.nds.l0.p1 5f /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 201) 001(5f) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBADDPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53099, 465, 3907},
    /*   6 : VFMSUBADDPD ymmreg,ymmreg*,ymmreg,ymmrm256 [rvsm:     vex.m3.w1.nds.l1.p1 5f /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 205) 001(5f) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBADDPD, 4, {YMMREG|RN_L16,YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53107, 465, 3908},
    /*   7 : VFMSUBADDPD ymmreg,ymmreg,ymmrm256 [r+vsm:     vex.m3.w1.nds.l1.p1 5f /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 205) 001(5f) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBADDPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53115, 465, 3908},
};

static const struct itemplate instrux_VFMSUBADDPS[8] = {
    /*   0 : VFMSUBADDPS xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     vex.m3.w0.nds.l0.p1 5e /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 001) 001(5e) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBADDPS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53123, 465, 3910},
    /*   1 : VFMSUBADDPS xmmreg,xmmrm128,xmmreg [r+vms:     vex.m3.w0.nds.l0.p1 5e /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 001) 001(5e) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBADDPS, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53131, 465, 3910},
    /*   2 : VFMSUBADDPS ymmreg,ymmreg*,ymmrm256,ymmreg [rvms:     vex.m3.w0.nds.l1.p1 5e /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 005) 001(5e) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBADDPS, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53139, 465, 3911},
    /*   3 : VFMSUBADDPS ymmreg,ymmrm256,ymmreg [r+vms:     vex.m3.w0.nds.l1.p1 5e /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 005) 001(5e) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBADDPS, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53147, 465, 3911},
    /*   4 : VFMSUBADDPS xmmreg,xmmreg*,xmmreg,xmmrm128 [rvsm:     vex.m3.w1.nds.l0.p1 5e /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 201) 001(5e) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBADDPS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53155, 465, 3912},
    /*   5 : VFMSUBADDPS xmmreg,xmmreg,xmmrm128 [r+vsm:     vex.m3.w1.nds.l0.p1 5e /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 201) 001(5e) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBADDPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53163, 465, 3912},
    /*   6 : VFMSUBADDPS ymmreg,ymmreg*,ymmreg,ymmrm256 [rvsm:     vex.m3.w1.nds.l1.p1 5e /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 205) 001(5e) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBADDPS, 4, {YMMREG|RN_L16,YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53171, 465, 3913},
    /*   7 : VFMSUBADDPS ymmreg,ymmreg,ymmrm256 [r+vsm:     vex.m3.w1.nds.l1.p1 5e /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 205) 001(5e) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBADDPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53179, 465, 3913},
};

static const struct itemplate instrux_VFMSUBPD[8] = {
    /*   0 : VFMSUBPD xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     vex.m3.w0.nds.l0.p1 6d /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 001) 001(6d) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBPD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53187, 465, 3915},
    /*   1 : VFMSUBPD xmmreg,xmmrm128,xmmreg [r+vms:     vex.m3.w0.nds.l0.p1 6d /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 001) 001(6d) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBPD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53195, 465, 3915},
    /*   2 : VFMSUBPD ymmreg,ymmreg*,ymmrm256,ymmreg [rvms:     vex.m3.w0.nds.l1.p1 6d /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 005) 001(6d) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBPD, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53203, 465, 3916},
    /*   3 : VFMSUBPD ymmreg,ymmrm256,ymmreg [r+vms:     vex.m3.w0.nds.l1.p1 6d /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 005) 001(6d) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBPD, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53211, 465, 3916},
    /*   4 : VFMSUBPD xmmreg,xmmreg*,xmmreg,xmmrm128 [rvsm:     vex.m3.w1.nds.l0.p1 6d /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 201) 001(6d) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBPD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53219, 465, 3917},
    /*   5 : VFMSUBPD xmmreg,xmmreg,xmmrm128 [r+vsm:     vex.m3.w1.nds.l0.p1 6d /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 201) 001(6d) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53227, 465, 3917},
    /*   6 : VFMSUBPD ymmreg,ymmreg*,ymmreg,ymmrm256 [rvsm:     vex.m3.w1.nds.l1.p1 6d /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 205) 001(6d) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBPD, 4, {YMMREG|RN_L16,YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53235, 465, 3918},
    /*   7 : VFMSUBPD ymmreg,ymmreg,ymmrm256 [r+vsm:     vex.m3.w1.nds.l1.p1 6d /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 205) 001(6d) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53243, 465, 3918},
};

static const struct itemplate instrux_VFMSUBPS[8] = {
    /*   0 : VFMSUBPS xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     vex.m3.w0.nds.l0.p1 6c /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 001) 001(6c) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBPS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53251, 465, 3920},
    /*   1 : VFMSUBPS xmmreg,xmmrm128,xmmreg [r+vms:     vex.m3.w0.nds.l0.p1 6c /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 001) 001(6c) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBPS, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53259, 465, 3920},
    /*   2 : VFMSUBPS ymmreg,ymmreg*,ymmrm256,ymmreg [rvms:     vex.m3.w0.nds.l1.p1 6c /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 005) 001(6c) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBPS, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53267, 465, 3921},
    /*   3 : VFMSUBPS ymmreg,ymmrm256,ymmreg [r+vms:     vex.m3.w0.nds.l1.p1 6c /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 005) 001(6c) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBPS, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53275, 465, 3921},
    /*   4 : VFMSUBPS xmmreg,xmmreg*,xmmreg,xmmrm128 [rvsm:     vex.m3.w1.nds.l0.p1 6c /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 201) 001(6c) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBPS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53283, 465, 3922},
    /*   5 : VFMSUBPS xmmreg,xmmreg,xmmrm128 [r+vsm:     vex.m3.w1.nds.l0.p1 6c /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 201) 001(6c) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53291, 465, 3922},
    /*   6 : VFMSUBPS ymmreg,ymmreg*,ymmreg,ymmrm256 [rvsm:     vex.m3.w1.nds.l1.p1 6c /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 205) 001(6c) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBPS, 4, {YMMREG|RN_L16,YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53299, 465, 3923},
    /*   7 : VFMSUBPS ymmreg,ymmreg,ymmrm256 [r+vsm:     vex.m3.w1.nds.l1.p1 6c /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 205) 001(6c) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53307, 465, 3923},
};

static const struct itemplate instrux_VFMSUBSD[4] = {
    /*   0 : VFMSUBSD xmmreg,xmmreg*,xmmrm64,xmmreg [rvms:     vex.m3.w0.nds.l0.p1 6f /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 001) 001(6f) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBSD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53315, 465, 3925},
    /*   1 : VFMSUBSD xmmreg,xmmrm64,xmmreg [r+vms:     vex.m3.w0.nds.l0.p1 6f /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 001) 001(6f) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBSD, 3, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53323, 465, 3925},
    /*   2 : VFMSUBSD xmmreg,xmmreg*,xmmreg,xmmrm64 [rvsm:     vex.m3.w1.nds.l0.p1 6f /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 201) 001(6f) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBSD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53331, 465, 3926},
    /*   3 : VFMSUBSD xmmreg,xmmreg,xmmrm64 [r+vsm:     vex.m3.w1.nds.l0.p1 6f /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 201) 001(6f) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53339, 465, 3926},
};

static const struct itemplate instrux_VFMSUBSS[4] = {
    /*   0 : VFMSUBSS xmmreg,xmmreg*,xmmrm32,xmmreg [rvms:     vex.m3.w0.nds.l0.p1 6e /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 001) 001(6e) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBSS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53347, 465, 3928},
    /*   1 : VFMSUBSS xmmreg,xmmrm32,xmmreg [r+vms:     vex.m3.w0.nds.l0.p1 6e /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 001) 001(6e) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBSS, 3, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53355, 465, 3928},
    /*   2 : VFMSUBSS xmmreg,xmmreg*,xmmreg,xmmrm32 [rvsm:     vex.m3.w1.nds.l0.p1 6e /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 201) 001(6e) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBSS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53363, 465, 3929},
    /*   3 : VFMSUBSS xmmreg,xmmreg,xmmrm32 [r+vsm:     vex.m3.w1.nds.l0.p1 6e /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 201) 001(6e) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFMSUBSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53371, 465, 3929},
};

static const struct itemplate instrux_VFNMADDPD[8] = {
    /*   0 : VFNMADDPD xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     vex.m3.w0.nds.l0.p1 79 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 001) 001(79) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDPD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53379, 465, 3931},
    /*   1 : VFNMADDPD xmmreg,xmmrm128,xmmreg [r+vms:     vex.m3.w0.nds.l0.p1 79 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 001) 001(79) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDPD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53387, 465, 3931},
    /*   2 : VFNMADDPD ymmreg,ymmreg*,ymmrm256,ymmreg [rvms:     vex.m3.w0.nds.l1.p1 79 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 005) 001(79) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDPD, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53395, 465, 3932},
    /*   3 : VFNMADDPD ymmreg,ymmrm256,ymmreg [r+vms:     vex.m3.w0.nds.l1.p1 79 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 005) 001(79) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDPD, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53403, 465, 3932},
    /*   4 : VFNMADDPD xmmreg,xmmreg*,xmmreg,xmmrm128 [rvsm:     vex.m3.w1.nds.l0.p1 79 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 201) 001(79) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDPD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53411, 465, 3933},
    /*   5 : VFNMADDPD xmmreg,xmmreg,xmmrm128 [r+vsm:     vex.m3.w1.nds.l0.p1 79 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 201) 001(79) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53419, 465, 3933},
    /*   6 : VFNMADDPD ymmreg,ymmreg*,ymmreg,ymmrm256 [rvsm:     vex.m3.w1.nds.l1.p1 79 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 205) 001(79) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDPD, 4, {YMMREG|RN_L16,YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53427, 465, 3934},
    /*   7 : VFNMADDPD ymmreg,ymmreg,ymmrm256 [r+vsm:     vex.m3.w1.nds.l1.p1 79 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 205) 001(79) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53435, 465, 3934},
};

static const struct itemplate instrux_VFNMADDPS[8] = {
    /*   0 : VFNMADDPS xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     vex.m3.w0.nds.l0.p1 78 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 001) 001(78) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDPS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53443, 465, 3936},
    /*   1 : VFNMADDPS xmmreg,xmmrm128,xmmreg [r+vms:     vex.m3.w0.nds.l0.p1 78 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 001) 001(78) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDPS, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53451, 465, 3936},
    /*   2 : VFNMADDPS ymmreg,ymmreg*,ymmrm256,ymmreg [rvms:     vex.m3.w0.nds.l1.p1 78 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 005) 001(78) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDPS, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53459, 465, 3937},
    /*   3 : VFNMADDPS ymmreg,ymmrm256,ymmreg [r+vms:     vex.m3.w0.nds.l1.p1 78 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 005) 001(78) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDPS, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53467, 465, 3937},
    /*   4 : VFNMADDPS xmmreg,xmmreg*,xmmreg,xmmrm128 [rvsm:     vex.m3.w1.nds.l0.p1 78 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 201) 001(78) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDPS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53475, 465, 3938},
    /*   5 : VFNMADDPS xmmreg,xmmreg,xmmrm128 [r+vsm:     vex.m3.w1.nds.l0.p1 78 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 201) 001(78) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53483, 465, 3938},
    /*   6 : VFNMADDPS ymmreg,ymmreg*,ymmreg,ymmrm256 [rvsm:     vex.m3.w1.nds.l1.p1 78 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 205) 001(78) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDPS, 4, {YMMREG|RN_L16,YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53491, 465, 3939},
    /*   7 : VFNMADDPS ymmreg,ymmreg,ymmrm256 [r+vsm:     vex.m3.w1.nds.l1.p1 78 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 205) 001(78) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53499, 465, 3939},
};

static const struct itemplate instrux_VFNMADDSD[4] = {
    /*   0 : VFNMADDSD xmmreg,xmmreg*,xmmrm64,xmmreg [rvms:     vex.m3.w0.nds.l0.p1 7b /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 001) 001(7b) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDSD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53507, 465, 3941},
    /*   1 : VFNMADDSD xmmreg,xmmrm64,xmmreg [r+vms:     vex.m3.w0.nds.l0.p1 7b /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 001) 001(7b) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDSD, 3, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53515, 465, 3941},
    /*   2 : VFNMADDSD xmmreg,xmmreg*,xmmreg,xmmrm64 [rvsm:     vex.m3.w1.nds.l0.p1 7b /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 201) 001(7b) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDSD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53523, 465, 3942},
    /*   3 : VFNMADDSD xmmreg,xmmreg,xmmrm64 [r+vsm:     vex.m3.w1.nds.l0.p1 7b /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 201) 001(7b) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53531, 465, 3942},
};

static const struct itemplate instrux_VFNMADDSS[4] = {
    /*   0 : VFNMADDSS xmmreg,xmmreg*,xmmrm32,xmmreg [rvms:     vex.m3.w0.nds.l0.p1 7a /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 001) 001(7a) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDSS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53539, 465, 3944},
    /*   1 : VFNMADDSS xmmreg,xmmrm32,xmmreg [r+vms:     vex.m3.w0.nds.l0.p1 7a /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 001) 001(7a) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDSS, 3, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53547, 465, 3944},
    /*   2 : VFNMADDSS xmmreg,xmmreg*,xmmreg,xmmrm32 [rvsm:     vex.m3.w1.nds.l0.p1 7a /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 201) 001(7a) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDSS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53555, 465, 3945},
    /*   3 : VFNMADDSS xmmreg,xmmreg,xmmrm32 [r+vsm:     vex.m3.w1.nds.l0.p1 7a /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 201) 001(7a) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMADDSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53563, 465, 3945},
};

static const struct itemplate instrux_VFNMSUBPD[8] = {
    /*   0 : VFNMSUBPD xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     vex.m3.w0.nds.l0.p1 7d /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 001) 001(7d) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBPD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53571, 465, 3947},
    /*   1 : VFNMSUBPD xmmreg,xmmrm128,xmmreg [r+vms:     vex.m3.w0.nds.l0.p1 7d /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 001) 001(7d) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBPD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53579, 465, 3947},
    /*   2 : VFNMSUBPD ymmreg,ymmreg*,ymmrm256,ymmreg [rvms:     vex.m3.w0.nds.l1.p1 7d /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 005) 001(7d) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBPD, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53587, 465, 3948},
    /*   3 : VFNMSUBPD ymmreg,ymmrm256,ymmreg [r+vms:     vex.m3.w0.nds.l1.p1 7d /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 005) 001(7d) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBPD, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53595, 465, 3948},
    /*   4 : VFNMSUBPD xmmreg,xmmreg*,xmmreg,xmmrm128 [rvsm:     vex.m3.w1.nds.l0.p1 7d /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 201) 001(7d) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBPD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53603, 465, 3949},
    /*   5 : VFNMSUBPD xmmreg,xmmreg,xmmrm128 [r+vsm:     vex.m3.w1.nds.l0.p1 7d /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 201) 001(7d) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBPD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53611, 465, 3949},
    /*   6 : VFNMSUBPD ymmreg,ymmreg*,ymmreg,ymmrm256 [rvsm:     vex.m3.w1.nds.l1.p1 7d /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 205) 001(7d) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBPD, 4, {YMMREG|RN_L16,YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53619, 465, 3950},
    /*   7 : VFNMSUBPD ymmreg,ymmreg,ymmrm256 [r+vsm:     vex.m3.w1.nds.l1.p1 7d /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 205) 001(7d) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBPD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53627, 465, 3950},
};

static const struct itemplate instrux_VFNMSUBPS[8] = {
    /*   0 : VFNMSUBPS xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     vex.m3.w0.nds.l0.p1 7c /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 001) 001(7c) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBPS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53635, 465, 3952},
    /*   1 : VFNMSUBPS xmmreg,xmmrm128,xmmreg [r+vms:     vex.m3.w0.nds.l0.p1 7c /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 001) 001(7c) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBPS, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53643, 465, 3952},
    /*   2 : VFNMSUBPS ymmreg,ymmreg*,ymmrm256,ymmreg [rvms:     vex.m3.w0.nds.l1.p1 7c /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 005) 001(7c) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBPS, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53651, 465, 3953},
    /*   3 : VFNMSUBPS ymmreg,ymmrm256,ymmreg [r+vms:     vex.m3.w0.nds.l1.p1 7c /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 005) 001(7c) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBPS, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53659, 465, 3953},
    /*   4 : VFNMSUBPS xmmreg,xmmreg*,xmmreg,xmmrm128 [rvsm:     vex.m3.w1.nds.l0.p1 7c /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 201) 001(7c) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBPS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53667, 465, 3954},
    /*   5 : VFNMSUBPS xmmreg,xmmreg,xmmrm128 [r+vsm:     vex.m3.w1.nds.l0.p1 7c /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 201) 001(7c) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBPS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53675, 465, 3954},
    /*   6 : VFNMSUBPS ymmreg,ymmreg*,ymmreg,ymmrm256 [rvsm:     vex.m3.w1.nds.l1.p1 7c /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 205) 001(7c) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBPS, 4, {YMMREG|RN_L16,YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53683, 465, 3955},
    /*   7 : VFNMSUBPS ymmreg,ymmreg,ymmrm256 [r+vsm:     vex.m3.w1.nds.l1.p1 7c /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 205) 001(7c) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53691, 465, 3955},
};

static const struct itemplate instrux_VFNMSUBSD[4] = {
    /*   0 : VFNMSUBSD xmmreg,xmmreg*,xmmrm64,xmmreg [rvms:     vex.m3.w0.nds.l0.p1 7f /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 001) 001(7f) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBSD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53699, 465, 3957},
    /*   1 : VFNMSUBSD xmmreg,xmmrm64,xmmreg [r+vms:     vex.m3.w0.nds.l0.p1 7f /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 001) 001(7f) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBSD, 3, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53707, 465, 3957},
    /*   2 : VFNMSUBSD xmmreg,xmmreg*,xmmreg,xmmrm64 [rvsm:     vex.m3.w1.nds.l0.p1 7f /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 201) 001(7f) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBSD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53715, 465, 3958},
    /*   3 : VFNMSUBSD xmmreg,xmmreg,xmmrm64 [r+vsm:     vex.m3.w1.nds.l0.p1 7f /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 201) 001(7f) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53723, 465, 3958},
};

static const struct itemplate instrux_VFNMSUBSS[4] = {
    /*   0 : VFNMSUBSS xmmreg,xmmreg*,xmmrm32,xmmreg [rvms:     vex.m3.w0.nds.l0.p1 7e /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 001) 001(7e) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBSS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53731, 465, 3960},
    /*   1 : VFNMSUBSS xmmreg,xmmrm32,xmmreg [r+vms:     vex.m3.w0.nds.l0.p1 7e /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 001) 001(7e) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBSS, 3, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53739, 465, 3960},
    /*   2 : VFNMSUBSS xmmreg,xmmreg*,xmmreg,xmmrm32 [rvsm:     vex.m3.w1.nds.l0.p1 7e /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(003 201) 001(7e) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBSS, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53747, 465, 3961},
    /*   3 : VFNMSUBSS xmmreg,xmmreg,xmmrm32 [r+vsm:     vex.m3.w1.nds.l0.p1 7e /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(003 201) 001(7e) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFNMSUBSS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53755, 465, 3961},
};

static const struct itemplate instrux_VFRCZPD[4] = {
    /*   0 : VFRCZPD xmmreg,xmmrm128* [rm:       xop.m9.w0.l0.p0 81 /r             ] SSE5,FUTURE,AMD */
        /* 270(111 000) 001(81) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFRCZPD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62614, 465, 3963},
    /*   1 : VFRCZPD xmmreg [r+m:       xop.m9.w0.l0.p0 81 /r             ] ND,SSE5,FUTURE,AMD */
        /* 270(111 000) 001(81) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFRCZPD, 1, {XMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62621, 465, 3963},
    /*   2 : VFRCZPD ymmreg,ymmrm256* [rm:       xop.m9.w0.l1.p0 81 /r             ] SSE5,FUTURE,AMD */
        /* 270(111 004) 001(81) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFRCZPD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62628, 465, 3964},
    /*   3 : VFRCZPD ymmreg [r+m:       xop.m9.w0.l1.p0 81 /r             ] ND,SSE5,FUTURE,AMD */
        /* 270(111 004) 001(81) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFRCZPD, 1, {YMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62635, 465, 3964},
};

static const struct itemplate instrux_VFRCZPS[4] = {
    /*   0 : VFRCZPS xmmreg,xmmrm128* [rm:       xop.m9.w0.l0.p0 80 /r             ] SSE5,FUTURE,AMD */
        /* 270(111 000) 001(80) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFRCZPS, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62642, 465, 3966},
    /*   1 : VFRCZPS xmmreg [r+m:       xop.m9.w0.l0.p0 80 /r             ] ND,SSE5,FUTURE,AMD */
        /* 270(111 000) 001(80) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFRCZPS, 1, {XMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62649, 465, 3966},
    /*   2 : VFRCZPS ymmreg,ymmrm256* [rm:       xop.m9.w0.l1.p0 80 /r             ] SSE5,FUTURE,AMD */
        /* 270(111 004) 001(80) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFRCZPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62656, 465, 3967},
    /*   3 : VFRCZPS ymmreg [r+m:       xop.m9.w0.l1.p0 80 /r             ] ND,SSE5,FUTURE,AMD */
        /* 270(111 004) 001(80) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFRCZPS, 1, {YMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62663, 465, 3967},
};

static const struct itemplate instrux_VFRCZSD[2] = {
    /*   0 : VFRCZSD xmmreg,xmmrm64* [rm:       xop.m9.w0.l0.p0 83 /r             ] SSE5,FUTURE,AMD */
        /* 270(111 000) 001(83) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFRCZSD, 2, {XMMREG|RN_L16,RM_XMM|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62670, 465, 3969},
    /*   1 : VFRCZSD xmmreg [r+m:       xop.m9.w0.l0.p0 83 /r             ] ND,SSE5,FUTURE,AMD */
        /* 270(111 000) 001(83) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFRCZSD, 1, {XMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62677, 465, 3969},
};

static const struct itemplate instrux_VFRCZSS[2] = {
    /*   0 : VFRCZSS xmmreg,xmmrm32* [rm:       xop.m9.w0.l0.p0 82 /r             ] SSE5,FUTURE,AMD */
        /* 270(111 000) 001(82) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFRCZSS, 2, {XMMREG|RN_L16,RM_XMM|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62684, 465, 3971},
    /*   1 : VFRCZSS xmmreg [r+m:       xop.m9.w0.l0.p0 82 /r             ] ND,SSE5,FUTURE,AMD */
        /* 270(111 000) 001(82) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VFRCZSS, 1, {XMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62691, 465, 3971},
};

static const struct itemplate instrux_VPCMOV[8] = {
    /*   0 : VPCMOV xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     xop.m8.w0.nds.l0.p0 a2 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(a2) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCMOV, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53763, 465, 3974},
    /*   1 : VPCMOV xmmreg,xmmrm128,xmmreg [r+vms:     xop.m8.w0.nds.l0.p0 a2 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(a2) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCMOV, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53771, 465, 3974},
    /*   2 : VPCMOV ymmreg,ymmreg*,ymmrm256,ymmreg [rvms:     xop.m8.w0.nds.l1.p0 a2 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(110 004) 001(a2) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCMOV, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53779, 465, 3975},
    /*   3 : VPCMOV ymmreg,ymmrm256,ymmreg [r+vms:     xop.m8.w0.nds.l1.p0 a2 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(110 004) 001(a2) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCMOV, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53787, 465, 3975},
    /*   4 : VPCMOV xmmreg,xmmreg*,xmmreg,xmmrm128 [rvsm:     xop.m8.w1.nds.l0.p0 a2 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(110 200) 001(a2) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCMOV, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53795, 465, 3976},
    /*   5 : VPCMOV xmmreg,xmmreg,xmmrm128 [r+vsm:     xop.m8.w1.nds.l0.p0 a2 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(110 200) 001(a2) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCMOV, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53803, 465, 3976},
    /*   6 : VPCMOV ymmreg,ymmreg*,ymmreg,ymmrm256 [rvsm:     xop.m8.w1.nds.l1.p0 a2 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(110 204) 001(a2) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCMOV, 4, {YMMREG|RN_L16,YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53811, 465, 3977},
    /*   7 : VPCMOV ymmreg,ymmreg,ymmrm256 [r+vsm:     xop.m8.w1.nds.l1.p0 a2 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(110 204) 001(a2) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCMOV, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53819, 465, 3977},
};

static const struct itemplate instrux_VPCOMB[2] = {
    /*   0 : VPCOMB xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     xop.m8.w0.nds.l0.p0 cc /r ib      ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(cc) 120 023 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCOMB, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+53827, 465, 3979},
    /*   1 : VPCOMB xmmreg,xmmrm128,imm8 [r+vmi:     xop.m8.w0.nds.l0.p0 cc /r ib      ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(cc) 110 022 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCOMB, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+53835, 465, 3979},
};

static const struct itemplate instrux_VPCOMD[2] = {
    /*   0 : VPCOMD xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     xop.m8.w0.nds.l0.p0 ce /r ib      ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(ce) 120 023 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCOMD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+53843, 465, 3980},
    /*   1 : VPCOMD xmmreg,xmmrm128,imm8 [r+vmi:     xop.m8.w0.nds.l0.p0 ce /r ib      ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(ce) 110 022 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCOMD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+53851, 465, 3980},
};

static const struct itemplate instrux_VPCOMQ[2] = {
    /*   0 : VPCOMQ xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     xop.m8.w0.nds.l0.p0 cf /r ib      ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(cf) 120 023 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCOMQ, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+53859, 465, 3981},
    /*   1 : VPCOMQ xmmreg,xmmrm128,imm8 [r+vmi:     xop.m8.w0.nds.l0.p0 cf /r ib      ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(cf) 110 022 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCOMQ, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+53867, 465, 3981},
};

static const struct itemplate instrux_VPCOMUB[2] = {
    /*   0 : VPCOMUB xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     xop.m8.w0.nds.l0.p0 ec /r ib      ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(ec) 120 023 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCOMUB, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+53875, 465, 3984},
    /*   1 : VPCOMUB xmmreg,xmmrm128,imm8 [r+vmi:     xop.m8.w0.nds.l0.p0 ec /r ib      ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(ec) 110 022 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCOMUB, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+53883, 465, 3984},
};

static const struct itemplate instrux_VPCOMUD[2] = {
    /*   0 : VPCOMUD xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     xop.m8.w0.nds.l0.p0 ee /r ib      ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(ee) 120 023 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCOMUD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+53891, 465, 3985},
    /*   1 : VPCOMUD xmmreg,xmmrm128,imm8 [r+vmi:     xop.m8.w0.nds.l0.p0 ee /r ib      ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(ee) 110 022 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCOMUD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+53899, 465, 3985},
};

static const struct itemplate instrux_VPCOMUQ[2] = {
    /*   0 : VPCOMUQ xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     xop.m8.w0.nds.l0.p0 ef /r ib      ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(ef) 120 023 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCOMUQ, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+53907, 465, 3986},
    /*   1 : VPCOMUQ xmmreg,xmmrm128,imm8 [r+vmi:     xop.m8.w0.nds.l0.p0 ef /r ib      ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(ef) 110 022 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCOMUQ, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+53915, 465, 3986},
};

static const struct itemplate instrux_VPCOMUW[2] = {
    /*   0 : VPCOMUW xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     xop.m8.w0.nds.l0.p0 ed /r ib      ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(ed) 120 023 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCOMUW, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+53923, 465, 3989},
    /*   1 : VPCOMUW xmmreg,xmmrm128,imm8 [r+vmi:     xop.m8.w0.nds.l0.p0 ed /r ib      ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(ed) 110 022 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCOMUW, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+53931, 465, 3989},
};

static const struct itemplate instrux_VPCOMW[2] = {
    /*   0 : VPCOMW xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     xop.m8.w0.nds.l0.p0 cd /r ib      ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(cd) 120 023 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCOMW, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+53939, 465, 3990},
    /*   1 : VPCOMW xmmreg,xmmrm128,imm8 [r+vmi:     xop.m8.w0.nds.l0.p0 cd /r ib      ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(cd) 110 022 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPCOMW, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+53947, 465, 3990},
};

static const struct itemplate instrux_VPHADDBD[2] = {
    /*   0 : VPHADDBD xmmreg,xmmrm128* [rm:       xop.m9.w0.l0.p0 c2 /r             ] SSE5,FUTURE,AMD */
        /* 270(111 000) 001(c2) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDBD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62698, 465, 3992},
    /*   1 : VPHADDBD xmmreg [r+m:       xop.m9.w0.l0.p0 c2 /r             ] ND,SSE5,FUTURE,AMD */
        /* 270(111 000) 001(c2) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDBD, 1, {XMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62705, 465, 3992},
};

static const struct itemplate instrux_VPHADDBQ[2] = {
    /*   0 : VPHADDBQ xmmreg,xmmrm128* [rm:       xop.m9.w0.l0.p0 c3 /r             ] SSE5,FUTURE,AMD */
        /* 270(111 000) 001(c3) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDBQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62712, 465, 3993},
    /*   1 : VPHADDBQ xmmreg [r+m:       xop.m9.w0.l0.p0 c3 /r             ] ND,SSE5,FUTURE,AMD */
        /* 270(111 000) 001(c3) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDBQ, 1, {XMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62719, 465, 3993},
};

static const struct itemplate instrux_VPHADDBW[2] = {
    /*   0 : VPHADDBW xmmreg,xmmrm128* [rm:       xop.m9.w0.l0.p0 c1 /r             ] SSE5,FUTURE,AMD */
        /* 270(111 000) 001(c1) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDBW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62726, 465, 3994},
    /*   1 : VPHADDBW xmmreg [r+m:       xop.m9.w0.l0.p0 c1 /r             ] ND,SSE5,FUTURE,AMD */
        /* 270(111 000) 001(c1) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDBW, 1, {XMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62733, 465, 3994},
};

static const struct itemplate instrux_VPHADDDQ[2] = {
    /*   0 : VPHADDDQ xmmreg,xmmrm128* [rm:       xop.m9.w0.l0.p0 cb /r             ] SSE5,FUTURE,AMD */
        /* 270(111 000) 001(cb) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62740, 465, 3995},
    /*   1 : VPHADDDQ xmmreg [r+m:       xop.m9.w0.l0.p0 cb /r             ] ND,SSE5,FUTURE,AMD */
        /* 270(111 000) 001(cb) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDDQ, 1, {XMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62747, 465, 3995},
};

static const struct itemplate instrux_VPHADDUBD[2] = {
    /*   0 : VPHADDUBD xmmreg,xmmrm128* [rm:       xop.m9.w0.l0.p0 d2 /r             ] SSE5,FUTURE,AMD */
        /* 270(111 000) 001(d2) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDUBD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62754, 465, 3998},
    /*   1 : VPHADDUBD xmmreg [r+m:       xop.m9.w0.l0.p0 d2 /r             ] ND,SSE5,FUTURE,AMD */
        /* 270(111 000) 001(d2) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDUBD, 1, {XMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62761, 465, 3998},
};

static const struct itemplate instrux_VPHADDUBQ[2] = {
    /*   0 : VPHADDUBQ xmmreg,xmmrm128* [rm:       xop.m9.w0.l0.p0 d3 /r             ] SSE5,FUTURE,AMD */
        /* 270(111 000) 001(d3) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDUBQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62768, 465, 3999},
    /*   1 : VPHADDUBQ xmmreg [r+m:       xop.m9.w0.l0.p0 d3 /r             ] ND,SSE5,FUTURE,AMD */
        /* 270(111 000) 001(d3) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDUBQ, 1, {XMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62775, 465, 3999},
};

static const struct itemplate instrux_VPHADDUBW[2] = {
    /*   0 : VPHADDUBW xmmreg,xmmrm128* [rm:       xop.m9.w0.l0.p0 d1 /r             ] SSE5,FUTURE,AMD */
        /* 270(111 000) 001(d1) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDUBW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62782, 465, 4002},
    /*   1 : VPHADDUBW xmmreg [r+m:       xop.m9.w0.l0.p0 d1 /r             ] ND,SSE5,FUTURE,AMD */
        /* 270(111 000) 001(d1) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDUBW, 1, {XMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62789, 465, 4002},
};

static const struct itemplate instrux_VPHADDUDQ[2] = {
    /*   0 : VPHADDUDQ xmmreg,xmmrm128* [rm:       xop.m9.w0.l0.p0 db /r             ] SSE5,FUTURE,AMD */
        /* 270(111 000) 001(db) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDUDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62796, 465, 4005},
    /*   1 : VPHADDUDQ xmmreg [r+m:       xop.m9.w0.l0.p0 db /r             ] ND,SSE5,FUTURE,AMD */
        /* 270(111 000) 001(db) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDUDQ, 1, {XMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62803, 465, 4005},
};

static const struct itemplate instrux_VPHADDUWD[2] = {
    /*   0 : VPHADDUWD xmmreg,xmmrm128* [rm:       xop.m9.w0.l0.p0 d6 /r             ] SSE5,FUTURE,AMD */
        /* 270(111 000) 001(d6) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDUWD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62810, 465, 4006},
    /*   1 : VPHADDUWD xmmreg [r+m:       xop.m9.w0.l0.p0 d6 /r             ] ND,SSE5,FUTURE,AMD */
        /* 270(111 000) 001(d6) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDUWD, 1, {XMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62817, 465, 4006},
};

static const struct itemplate instrux_VPHADDUWQ[2] = {
    /*   0 : VPHADDUWQ xmmreg,xmmrm128* [rm:       xop.m9.w0.l0.p0 d7 /r             ] SSE5,FUTURE,AMD */
        /* 270(111 000) 001(d7) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDUWQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62824, 465, 4007},
    /*   1 : VPHADDUWQ xmmreg [r+m:       xop.m9.w0.l0.p0 d7 /r             ] ND,SSE5,FUTURE,AMD */
        /* 270(111 000) 001(d7) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDUWQ, 1, {XMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62831, 465, 4007},
};

static const struct itemplate instrux_VPHADDWD[2] = {
    /*   0 : VPHADDWD xmmreg,xmmrm128* [rm:       xop.m9.w0.l0.p0 c6 /r             ] SSE5,FUTURE,AMD */
        /* 270(111 000) 001(c6) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDWD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62838, 465, 4010},
    /*   1 : VPHADDWD xmmreg [r+m:       xop.m9.w0.l0.p0 c6 /r             ] ND,SSE5,FUTURE,AMD */
        /* 270(111 000) 001(c6) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDWD, 1, {XMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62845, 465, 4010},
};

static const struct itemplate instrux_VPHADDWQ[2] = {
    /*   0 : VPHADDWQ xmmreg,xmmrm128* [rm:       xop.m9.w0.l0.p0 c7 /r             ] SSE5,FUTURE,AMD */
        /* 270(111 000) 001(c7) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDWQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62852, 465, 4013},
    /*   1 : VPHADDWQ xmmreg [r+m:       xop.m9.w0.l0.p0 c7 /r             ] ND,SSE5,FUTURE,AMD */
        /* 270(111 000) 001(c7) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHADDWQ, 1, {XMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62859, 465, 4013},
};

static const struct itemplate instrux_VPHSUBBW[2] = {
    /*   0 : VPHSUBBW xmmreg,xmmrm128* [rm:       xop.m9.w0.l0.p0 e1 /r             ] SSE5,FUTURE,AMD */
        /* 270(111 000) 001(e1) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHSUBBW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62866, 465, 4015},
    /*   1 : VPHSUBBW xmmreg [r+m:       xop.m9.w0.l0.p0 e1 /r             ] ND,SSE5,FUTURE,AMD */
        /* 270(111 000) 001(e1) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHSUBBW, 1, {XMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62873, 465, 4015},
};

static const struct itemplate instrux_VPHSUBDQ[2] = {
    /*   0 : VPHSUBDQ xmmreg,xmmrm128* [rm:       xop.m9.w0.l0.p0 e3 /r             ] SSE5,FUTURE,AMD */
        /* 270(111 000) 001(e3) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHSUBDQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62880, 465, 4016},
    /*   1 : VPHSUBDQ xmmreg [r+m:       xop.m9.w0.l0.p0 e3 /r             ] ND,SSE5,FUTURE,AMD */
        /* 270(111 000) 001(e3) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHSUBDQ, 1, {XMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62887, 465, 4016},
};

static const struct itemplate instrux_VPHSUBWD[2] = {
    /*   0 : VPHSUBWD xmmreg,xmmrm128* [rm:       xop.m9.w0.l0.p0 e2 /r             ] SSE5,FUTURE,AMD */
        /* 270(111 000) 001(e2) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHSUBWD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62894, 465, 4017},
    /*   1 : VPHSUBWD xmmreg [r+m:       xop.m9.w0.l0.p0 e2 /r             ] ND,SSE5,FUTURE,AMD */
        /* 270(111 000) 001(e2) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPHSUBWD, 1, {XMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+62901, 465, 4017},
};

static const struct itemplate instrux_VPMACSDD[2] = {
    /*   0 : VPMACSDD xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     xop.m8.w0.nds.l0.p0 9e /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(9e) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMACSDD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53955, 465, 4019},
    /*   1 : VPMACSDD xmmreg,xmmrm128,xmmreg [r+vms:     xop.m8.w0.nds.l0.p0 9e /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(9e) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMACSDD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53963, 465, 4019},
};

static const struct itemplate instrux_VPMACSDQH[2] = {
    /*   0 : VPMACSDQH xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     xop.m8.w0.nds.l0.p0 9f /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(9f) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMACSDQH, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53971, 465, 4022},
    /*   1 : VPMACSDQH xmmreg,xmmrm128,xmmreg [r+vms:     xop.m8.w0.nds.l0.p0 9f /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(9f) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMACSDQH, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53979, 465, 4022},
};

static const struct itemplate instrux_VPMACSDQL[2] = {
    /*   0 : VPMACSDQL xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     xop.m8.w0.nds.l0.p0 97 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(97) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMACSDQL, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+53987, 465, 4023},
    /*   1 : VPMACSDQL xmmreg,xmmrm128,xmmreg [r+vms:     xop.m8.w0.nds.l0.p0 97 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(97) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMACSDQL, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+53995, 465, 4023},
};

static const struct itemplate instrux_VPMACSSDD[2] = {
    /*   0 : VPMACSSDD xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     xop.m8.w0.nds.l0.p0 8e /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(8e) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMACSSDD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+54003, 465, 4024},
    /*   1 : VPMACSSDD xmmreg,xmmrm128,xmmreg [r+vms:     xop.m8.w0.nds.l0.p0 8e /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(8e) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMACSSDD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54011, 465, 4024},
};

static const struct itemplate instrux_VPMACSSDQH[2] = {
    /*   0 : VPMACSSDQH xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     xop.m8.w0.nds.l0.p0 8f /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(8f) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMACSSDQH, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+54019, 465, 4025},
    /*   1 : VPMACSSDQH xmmreg,xmmrm128,xmmreg [r+vms:     xop.m8.w0.nds.l0.p0 8f /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(8f) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMACSSDQH, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54027, 465, 4025},
};

static const struct itemplate instrux_VPMACSSDQL[2] = {
    /*   0 : VPMACSSDQL xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     xop.m8.w0.nds.l0.p0 87 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(87) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMACSSDQL, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+54035, 465, 4026},
    /*   1 : VPMACSSDQL xmmreg,xmmrm128,xmmreg [r+vms:     xop.m8.w0.nds.l0.p0 87 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(87) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMACSSDQL, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54043, 465, 4026},
};

static const struct itemplate instrux_VPMACSSWD[2] = {
    /*   0 : VPMACSSWD xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     xop.m8.w0.nds.l0.p0 86 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(86) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMACSSWD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+54051, 465, 4027},
    /*   1 : VPMACSSWD xmmreg,xmmrm128,xmmreg [r+vms:     xop.m8.w0.nds.l0.p0 86 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(86) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMACSSWD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54059, 465, 4027},
};

static const struct itemplate instrux_VPMACSSWW[2] = {
    /*   0 : VPMACSSWW xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     xop.m8.w0.nds.l0.p0 85 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(85) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMACSSWW, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+54067, 465, 4028},
    /*   1 : VPMACSSWW xmmreg,xmmrm128,xmmreg [r+vms:     xop.m8.w0.nds.l0.p0 85 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(85) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMACSSWW, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54075, 465, 4028},
};

static const struct itemplate instrux_VPMACSWD[2] = {
    /*   0 : VPMACSWD xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     xop.m8.w0.nds.l0.p0 96 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(96) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMACSWD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+54083, 465, 4029},
    /*   1 : VPMACSWD xmmreg,xmmrm128,xmmreg [r+vms:     xop.m8.w0.nds.l0.p0 96 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(96) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMACSWD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54091, 465, 4029},
};

static const struct itemplate instrux_VPMACSWW[2] = {
    /*   0 : VPMACSWW xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     xop.m8.w0.nds.l0.p0 95 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(95) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMACSWW, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+54099, 465, 4030},
    /*   1 : VPMACSWW xmmreg,xmmrm128,xmmreg [r+vms:     xop.m8.w0.nds.l0.p0 95 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(95) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMACSWW, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54107, 465, 4030},
};

static const struct itemplate instrux_VPMADCSSWD[2] = {
    /*   0 : VPMADCSSWD xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     xop.m8.w0.nds.l0.p0 a6 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(a6) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMADCSSWD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+54115, 465, 4031},
    /*   1 : VPMADCSSWD xmmreg,xmmrm128,xmmreg [r+vms:     xop.m8.w0.nds.l0.p0 a6 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(a6) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMADCSSWD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54123, 465, 4031},
};

static const struct itemplate instrux_VPMADCSWD[2] = {
    /*   0 : VPMADCSWD xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     xop.m8.w0.nds.l0.p0 b6 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(b6) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMADCSWD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+54131, 465, 4032},
    /*   1 : VPMADCSWD xmmreg,xmmrm128,xmmreg [r+vms:     xop.m8.w0.nds.l0.p0 b6 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(b6) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPMADCSWD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54139, 465, 4032},
};

static const struct itemplate instrux_VPPERM[4] = {
    /*   0 : VPPERM xmmreg,xmmreg*,xmmreg,xmmrm128 [rvsm:     xop.m8.w1.nds.l0.p0 a3 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(110 200) 001(a3) 130 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPPERM, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+54147, 465, 4034},
    /*   1 : VPPERM xmmreg,xmmreg,xmmrm128 [r+vsm:     xop.m8.w1.nds.l0.p0 a3 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(110 200) 001(a3) 120 175 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPPERM, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54155, 465, 4034},
    /*   2 : VPPERM xmmreg,xmmreg*,xmmrm128,xmmreg [rvms:     xop.m8.w0.nds.l0.p0 a3 /r /is4    ] SSE5,FUTURE,AMD */
        /* 261(110 000) 001(a3) 120 177 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPPERM, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0}, NO_DECORATOR, nasm_bytecodes+54163, 465, 4035},
    /*   3 : VPPERM xmmreg,xmmrm128,xmmreg [r+vms:     xop.m8.w0.nds.l0.p0 a3 /r /is4    ] ND,SSE5,FUTURE,AMD */
        /* 260(110 000) 001(a3) 110 176 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPPERM, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54171, 465, 4035},
};

static const struct itemplate instrux_VPROTB[6] = {
    /*   0 : VPROTB xmmreg,xmmrm128*,xmmreg [rmv:      xop.m9.w0.nds.l0.p0 90 /r         ] SSE5,FUTURE,AMD */
        /* 262(111 000) 001(90) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTB, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62908, 465, 4037},
    /*   1 : VPROTB xmmreg,xmmreg [r+mv:      xop.m9.w0.nds.l0.p0 90 /r         ] ND,SSE5,FUTURE,AMD */
        /* 261(111 000) 001(90) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTB, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62915, 465, 4037},
    /*   2 : VPROTB xmmreg,xmmreg*,xmmrm128 [rvm:      xop.m9.w1.nds.l0.p0 90 /r         ] SSE5,FUTURE,AMD */
        /* 261(111 200) 001(90) 120 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTB, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62922, 465, 4038},
    /*   3 : VPROTB xmmreg,xmmrm128 [r+vm:      xop.m9.w1.nds.l0.p0 90 /r         ] ND,SSE5,FUTURE,AMD */
        /* 260(111 200) 001(90) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62929, 465, 4038},
    /*   4 : VPROTB xmmreg,xmmrm128*,imm8 [rmi:      xop.m8.w0.l0.p0 c0 /r ib          ] SSE5,FUTURE,AMD */
        /* 270(110 000) 001(c0) 110 022 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTB, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54179, 465, 4041},
    /*   5 : VPROTB xmmreg,imm8 [r+mi:      xop.m8.w0.l0.p0 c0 /r ib          ] ND,SSE5,FUTURE,AMD */
        /* 270(110 000) 001(c0) 100 021 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTB, 2, {XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+54187, 465, 4041},
};

static const struct itemplate instrux_VPROTD[6] = {
    /*   0 : VPROTD xmmreg,xmmrm128*,xmmreg [rmv:      xop.m9.w0.nds.l0.p0 92 /r         ] SSE5,FUTURE,AMD */
        /* 262(111 000) 001(92) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62936, 465, 4043},
    /*   1 : VPROTD xmmreg,xmmreg [r+mv:      xop.m9.w0.nds.l0.p0 92 /r         ] ND,SSE5,FUTURE,AMD */
        /* 261(111 000) 001(92) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTD, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62943, 465, 4043},
    /*   2 : VPROTD xmmreg,xmmreg*,xmmrm128 [rvm:      xop.m9.w1.nds.l0.p0 92 /r         ] SSE5,FUTURE,AMD */
        /* 261(111 200) 001(92) 120 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62950, 465, 4044},
    /*   3 : VPROTD xmmreg,xmmrm128 [r+vm:      xop.m9.w1.nds.l0.p0 92 /r         ] ND,SSE5,FUTURE,AMD */
        /* 260(111 200) 001(92) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62957, 465, 4044},
    /*   4 : VPROTD xmmreg,xmmrm128*,imm8 [rmi:      xop.m8.w0.l0.p0 c2 /r ib          ] SSE5,FUTURE,AMD */
        /* 270(110 000) 001(c2) 110 022 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54195, 465, 4047},
    /*   5 : VPROTD xmmreg,imm8 [r+mi:      xop.m8.w0.l0.p0 c2 /r ib          ] ND,SSE5,FUTURE,AMD */
        /* 270(110 000) 001(c2) 100 021 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTD, 2, {XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+54203, 465, 4047},
};

static const struct itemplate instrux_VPROTQ[6] = {
    /*   0 : VPROTQ xmmreg,xmmrm128*,xmmreg [rmv:      xop.m9.w0.nds.l0.p0 93 /r         ] SSE5,FUTURE,AMD */
        /* 262(111 000) 001(93) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTQ, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62964, 465, 4048},
    /*   1 : VPROTQ xmmreg,xmmreg [r+mv:      xop.m9.w0.nds.l0.p0 93 /r         ] ND,SSE5,FUTURE,AMD */
        /* 261(111 000) 001(93) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTQ, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62971, 465, 4048},
    /*   2 : VPROTQ xmmreg,xmmreg*,xmmrm128 [rvm:      xop.m9.w1.nds.l0.p0 93 /r         ] SSE5,FUTURE,AMD */
        /* 261(111 200) 001(93) 120 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62978, 465, 4049},
    /*   3 : VPROTQ xmmreg,xmmrm128 [r+vm:      xop.m9.w1.nds.l0.p0 93 /r         ] ND,SSE5,FUTURE,AMD */
        /* 260(111 200) 001(93) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62985, 465, 4049},
    /*   4 : VPROTQ xmmreg,xmmrm128*,imm8 [rmi:      xop.m8.w0.l0.p0 c3 /r ib          ] SSE5,FUTURE,AMD */
        /* 270(110 000) 001(c3) 110 022 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTQ, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54211, 465, 4052},
    /*   5 : VPROTQ xmmreg,imm8 [r+mi:      xop.m8.w0.l0.p0 c3 /r ib          ] ND,SSE5,FUTURE,AMD */
        /* 270(110 000) 001(c3) 100 021 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTQ, 2, {XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+54219, 465, 4052},
};

static const struct itemplate instrux_VPROTW[6] = {
    /*   0 : VPROTW xmmreg,xmmrm128*,xmmreg [rmv:      xop.m9.w0.nds.l0.p0 91 /r         ] SSE5,FUTURE,AMD */
        /* 262(111 000) 001(91) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTW, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+62992, 465, 4053},
    /*   1 : VPROTW xmmreg,xmmreg [r+mv:      xop.m9.w0.nds.l0.p0 91 /r         ] ND,SSE5,FUTURE,AMD */
        /* 261(111 000) 001(91) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTW, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+62999, 465, 4053},
    /*   2 : VPROTW xmmreg,xmmreg*,xmmrm128 [rvm:      xop.m9.w1.nds.l0.p0 91 /r         ] SSE5,FUTURE,AMD */
        /* 261(111 200) 001(91) 120 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63006, 465, 4054},
    /*   3 : VPROTW xmmreg,xmmrm128 [r+vm:      xop.m9.w1.nds.l0.p0 91 /r         ] ND,SSE5,FUTURE,AMD */
        /* 260(111 200) 001(91) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63013, 465, 4054},
    /*   4 : VPROTW xmmreg,xmmrm128*,imm8 [rmi:      xop.m8.w0.l0.p0 c1 /r ib          ] SSE5,FUTURE,AMD */
        /* 270(110 000) 001(c1) 110 022 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTW, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54227, 465, 4055},
    /*   5 : VPROTW xmmreg,imm8 [r+mi:      xop.m8.w0.l0.p0 c1 /r ib          ] ND,SSE5,FUTURE,AMD */
        /* 270(110 000) 001(c1) 100 021 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPROTW, 2, {XMMREG|RN_L16,IMM_NORMAL|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+54235, 465, 4055},
};

static const struct itemplate instrux_VPSHAB[4] = {
    /*   0 : VPSHAB xmmreg,xmmrm128*,xmmreg [rmv:      xop.m9.w0.nds.l0.p0 98 /r         ] SSE5,FUTURE,AMD */
        /* 262(111 000) 001(98) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHAB, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63020, 465, 4057},
    /*   1 : VPSHAB xmmreg,xmmreg [r+mv:      xop.m9.w0.nds.l0.p0 98 /r         ] ND,SSE5,FUTURE,AMD */
        /* 261(111 000) 001(98) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHAB, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63027, 465, 4057},
    /*   2 : VPSHAB xmmreg,xmmreg*,xmmrm128 [rvm:      xop.m9.w1.nds.l0.p0 98 /r         ] SSE5,FUTURE,AMD */
        /* 261(111 200) 001(98) 120 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHAB, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63034, 465, 4058},
    /*   3 : VPSHAB xmmreg,xmmrm128 [r+vm:      xop.m9.w1.nds.l0.p0 98 /r         ] ND,SSE5,FUTURE,AMD */
        /* 260(111 200) 001(98) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHAB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63041, 465, 4058},
};

static const struct itemplate instrux_VPSHAD[4] = {
    /*   0 : VPSHAD xmmreg,xmmrm128*,xmmreg [rmv:      xop.m9.w0.nds.l0.p0 9a /r         ] SSE5,FUTURE,AMD */
        /* 262(111 000) 001(9a) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHAD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63048, 465, 4060},
    /*   1 : VPSHAD xmmreg,xmmreg [r+mv:      xop.m9.w0.nds.l0.p0 9a /r         ] ND,SSE5,FUTURE,AMD */
        /* 261(111 000) 001(9a) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHAD, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63055, 465, 4060},
    /*   2 : VPSHAD xmmreg,xmmreg*,xmmrm128 [rvm:      xop.m9.w1.nds.l0.p0 9a /r         ] SSE5,FUTURE,AMD */
        /* 261(111 200) 001(9a) 120 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHAD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63062, 465, 4061},
    /*   3 : VPSHAD xmmreg,xmmrm128 [r+vm:      xop.m9.w1.nds.l0.p0 9a /r         ] ND,SSE5,FUTURE,AMD */
        /* 260(111 200) 001(9a) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHAD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63069, 465, 4061},
};

static const struct itemplate instrux_VPSHAQ[4] = {
    /*   0 : VPSHAQ xmmreg,xmmrm128*,xmmreg [rmv:      xop.m9.w0.nds.l0.p0 9b /r         ] SSE5,FUTURE,AMD */
        /* 262(111 000) 001(9b) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHAQ, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63076, 465, 4063},
    /*   1 : VPSHAQ xmmreg,xmmreg [r+mv:      xop.m9.w0.nds.l0.p0 9b /r         ] ND,SSE5,FUTURE,AMD */
        /* 261(111 000) 001(9b) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHAQ, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63083, 465, 4063},
    /*   2 : VPSHAQ xmmreg,xmmreg*,xmmrm128 [rvm:      xop.m9.w1.nds.l0.p0 9b /r         ] SSE5,FUTURE,AMD */
        /* 261(111 200) 001(9b) 120 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHAQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63090, 465, 4064},
    /*   3 : VPSHAQ xmmreg,xmmrm128 [r+vm:      xop.m9.w1.nds.l0.p0 9b /r         ] ND,SSE5,FUTURE,AMD */
        /* 260(111 200) 001(9b) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHAQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63097, 465, 4064},
};

static const struct itemplate instrux_VPSHAW[4] = {
    /*   0 : VPSHAW xmmreg,xmmrm128*,xmmreg [rmv:      xop.m9.w0.nds.l0.p0 99 /r         ] SSE5,FUTURE,AMD */
        /* 262(111 000) 001(99) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHAW, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63104, 465, 4066},
    /*   1 : VPSHAW xmmreg,xmmreg [r+mv:      xop.m9.w0.nds.l0.p0 99 /r         ] ND,SSE5,FUTURE,AMD */
        /* 261(111 000) 001(99) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHAW, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63111, 465, 4066},
    /*   2 : VPSHAW xmmreg,xmmreg*,xmmrm128 [rvm:      xop.m9.w1.nds.l0.p0 99 /r         ] SSE5,FUTURE,AMD */
        /* 261(111 200) 001(99) 120 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHAW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63118, 465, 4067},
    /*   3 : VPSHAW xmmreg,xmmrm128 [r+vm:      xop.m9.w1.nds.l0.p0 99 /r         ] ND,SSE5,FUTURE,AMD */
        /* 260(111 200) 001(99) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHAW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63125, 465, 4067},
};

static const struct itemplate instrux_VPSHLB[4] = {
    /*   0 : VPSHLB xmmreg,xmmrm128*,xmmreg [rmv:      xop.m9.w0.nds.l0.p0 94 /r         ] SSE5,FUTURE,AMD */
        /* 262(111 000) 001(94) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHLB, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63132, 465, 4069},
    /*   1 : VPSHLB xmmreg,xmmreg [r+mv:      xop.m9.w0.nds.l0.p0 94 /r         ] ND,SSE5,FUTURE,AMD */
        /* 261(111 000) 001(94) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHLB, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63139, 465, 4069},
    /*   2 : VPSHLB xmmreg,xmmreg*,xmmrm128 [rvm:      xop.m9.w1.nds.l0.p0 94 /r         ] SSE5,FUTURE,AMD */
        /* 261(111 200) 001(94) 120 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHLB, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63146, 465, 4070},
    /*   3 : VPSHLB xmmreg,xmmrm128 [r+vm:      xop.m9.w1.nds.l0.p0 94 /r         ] ND,SSE5,FUTURE,AMD */
        /* 260(111 200) 001(94) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHLB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63153, 465, 4070},
};

static const struct itemplate instrux_VPSHLD[4] = {
    /*   0 : VPSHLD xmmreg,xmmrm128*,xmmreg [rmv:      xop.m9.w0.nds.l0.p0 96 /r         ] SSE5,FUTURE,AMD */
        /* 262(111 000) 001(96) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHLD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63160, 465, 4074},
    /*   1 : VPSHLD xmmreg,xmmreg [r+mv:      xop.m9.w0.nds.l0.p0 96 /r         ] ND,SSE5,FUTURE,AMD */
        /* 261(111 000) 001(96) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHLD, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63167, 465, 4074},
    /*   2 : VPSHLD xmmreg,xmmreg*,xmmrm128 [rvm:      xop.m9.w1.nds.l0.p0 96 /r         ] SSE5,FUTURE,AMD */
        /* 261(111 200) 001(96) 120 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHLD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63174, 465, 4075},
    /*   3 : VPSHLD xmmreg,xmmrm128 [r+vm:      xop.m9.w1.nds.l0.p0 96 /r         ] ND,SSE5,FUTURE,AMD */
        /* 260(111 200) 001(96) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHLD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63181, 465, 4075},
};

static const struct itemplate instrux_VPSHLQ[4] = {
    /*   0 : VPSHLQ xmmreg,xmmrm128*,xmmreg [rmv:      xop.m9.w0.nds.l0.p0 97 /r         ] SSE5,FUTURE,AMD */
        /* 262(111 000) 001(97) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHLQ, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63188, 465, 4077},
    /*   1 : VPSHLQ xmmreg,xmmreg [r+mv:      xop.m9.w0.nds.l0.p0 97 /r         ] ND,SSE5,FUTURE,AMD */
        /* 261(111 000) 001(97) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHLQ, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63195, 465, 4077},
    /*   2 : VPSHLQ xmmreg,xmmreg*,xmmrm128 [rvm:      xop.m9.w1.nds.l0.p0 97 /r         ] SSE5,FUTURE,AMD */
        /* 261(111 200) 001(97) 120 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHLQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63202, 465, 4078},
    /*   3 : VPSHLQ xmmreg,xmmrm128 [r+vm:      xop.m9.w1.nds.l0.p0 97 /r         ] ND,SSE5,FUTURE,AMD */
        /* 260(111 200) 001(97) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHLQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63209, 465, 4078},
};

static const struct itemplate instrux_VPSHLW[4] = {
    /*   0 : VPSHLW xmmreg,xmmrm128*,xmmreg [rmv:      xop.m9.w0.nds.l0.p0 95 /r         ] SSE5,FUTURE,AMD */
        /* 262(111 000) 001(95) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHLW, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63216, 465, 4080},
    /*   1 : VPSHLW xmmreg,xmmreg [r+mv:      xop.m9.w0.nds.l0.p0 95 /r         ] ND,SSE5,FUTURE,AMD */
        /* 261(111 000) 001(95) 100 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHLW, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63223, 465, 4080},
    /*   2 : VPSHLW xmmreg,xmmreg*,xmmrm128 [rvm:      xop.m9.w1.nds.l0.p0 95 /r         ] SSE5,FUTURE,AMD */
        /* 261(111 200) 001(95) 120 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHLW, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+63230, 465, 4081},
    /*   3 : VPSHLW xmmreg,xmmrm128 [r+vm:      xop.m9.w1.nds.l0.p0 95 /r         ] ND,SSE5,FUTURE,AMD */
        /* 260(111 200) 001(95) 110 : NOAPX,VEX,SSE5,FUTURE,AMD */
        {I_VPSHLW, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+63237, 465, 4081},
};

static const struct itemplate instrux_VBROADCASTI128[1] = {
    /*   0 : VBROADCASTI128 ymmreg,mem128 [rm:       vex.256.66.0f38.w0 5a /r          ] AVX2,FUTURE */
        /* 270(002 005) 001(5a) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VBROADCASTI128, 2, {YMMREG|RN_L16,MEMORY|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64511, 467, 4213},
};

static const struct itemplate instrux_VPBLENDD[4] = {
    /*   0 : VPBLENDD xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     vex.nds.128.66.0f3a.w0 02 /r ib   ] AVX2,FUTURE */
        /* 261(003 001) 001(02) 120 023 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPBLENDD, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+54491, 467, 4214},
    /*   1 : VPBLENDD xmmreg,xmmrm128,imm8 [r+vmi:     vex.nds.128.66.0f3a.w0 02 /r ib   ] ND,AVX2,FUTURE */
        /* 260(003 001) 001(02) 110 022 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPBLENDD, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54499, 467, 4214},
    /*   2 : VPBLENDD ymmreg,ymmreg*,ymmrm256,imm8 [rvmi:     vex.nds.256.66.0f3a.w0 02 /r ib   ] AVX2,FUTURE */
        /* 261(003 005) 001(02) 120 023 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPBLENDD, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+54507, 467, 4215},
    /*   3 : VPBLENDD ymmreg,ymmrm256,imm8 [r+vmi:     vex.nds.256.66.0f3a.w0 02 /r ib   ] ND,AVX2,FUTURE */
        /* 260(003 005) 001(02) 110 022 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPBLENDD, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54515, 467, 4215},
};

static const struct itemplate instrux_VPBROADCASTB[19] = {
    /*   0 : VPBROADCASTB xmmreg,mem8 [rm:       vex.128.66.0f38.w0 78 /r          ] AVX2,FUTURE */
        /* 270(002 001) 001(78) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPBROADCASTB, 2, {XMMREG|RN_L16,MEMORY|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64518, 467, 4216},
    /*   1 : VPBROADCASTB xmmreg,xmmreg [rm:       vex.128.66.0f38.w0 78 /r          ] AVX2,FUTURE */
        /* 270(002 001) 001(78) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPBROADCASTB, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64518, 467, 4217},
    /*   2 : VPBROADCASTB ymmreg,mem8 [rm:       vex.256.66.0f38.w0 78 /r          ] AVX2,FUTURE */
        /* 270(002 005) 001(78) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPBROADCASTB, 2, {YMMREG|RN_L16,MEMORY|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64525, 467, 4218},
    /*   3 : VPBROADCASTB ymmreg,xmmreg [rm:       vex.256.66.0f38.w0 78 /r          ] AVX2,FUTURE */
        /* 270(002 005) 001(78) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPBROADCASTB, 2, {YMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64525, 467, 4219},
    /*   4 : VPBROADCASTB xmmreg|mask|z,xmmrm8 [rm:t1s8:  evex.128.66.0f38.w0 78 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 08) 304 001(78) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBROADCASTB, 2, {XMMREG,RM_XMM|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36571, 548, 5755},
    /*   5 : VPBROADCASTB ymmreg|mask|z,xmmrm8 [rm:t1s8:  evex.256.66.0f38.w0 78 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 28) 304 001(78) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBROADCASTB, 2, {YMMREG,RM_XMM|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36580, 548, 5756},
    /*   6 : VPBROADCASTB zmmreg|mask|z,xmmrm8 [rm:t1s8:  evex.512.66.0f38.w0 78 /r         ] AVX512BW,FUTURE */
        /* 250(f2 7d 48) 304 001(78) 110 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPBROADCASTB, 2, {ZMMREG,RM_XMM|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36589, 549, 5757},
    /*   7 : VPBROADCASTB xmmreg|mask|z,reg8 [rm:       evex.128.66.0f38.w0 7a /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 08) 300 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBROADCASTB, 2, {XMMREG,REG_GPR|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36598, 548, 5758},
    /*   8 : VPBROADCASTB xmmreg|mask|z,reg16 [rm:       evex.128.66.0f38.w0 7a /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 08) 300 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBROADCASTB, 2, {XMMREG,REG_GPR|BITS16,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36598, 548, 5759},
    /*   9 : VPBROADCASTB xmmreg|mask|z,reg32 [rm:       evex.128.66.0f38.w0 7a /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 08) 300 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBROADCASTB, 2, {XMMREG,REG_GPR|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36598, 548, 5760},
    /*  10 : VPBROADCASTB xmmreg|mask|z,reg64 [rm:       evex.128.66.0f38.w0 7a /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 08) 300 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBROADCASTB, 2, {XMMREG,REG_GPR|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36598, 548, 5761},
    /*  11 : VPBROADCASTB ymmreg|mask|z,reg8 [rm:       evex.256.66.0f38.w0 7a /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 28) 300 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBROADCASTB, 2, {YMMREG,REG_GPR|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36607, 548, 5762},
    /*  12 : VPBROADCASTB ymmreg|mask|z,reg16 [rm:       evex.256.66.0f38.w0 7a /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 28) 300 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBROADCASTB, 2, {YMMREG,REG_GPR|BITS16,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36607, 548, 5763},
    /*  13 : VPBROADCASTB ymmreg|mask|z,reg32 [rm:       evex.256.66.0f38.w0 7a /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 28) 300 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBROADCASTB, 2, {YMMREG,REG_GPR|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36607, 548, 5764},
    /*  14 : VPBROADCASTB ymmreg|mask|z,reg64 [rm:       evex.256.66.0f38.w0 7a /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 28) 300 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBROADCASTB, 2, {YMMREG,REG_GPR|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36607, 548, 5765},
    /*  15 : VPBROADCASTB zmmreg|mask|z,reg8 [rm:       evex.512.66.0f38.w0 7a /r         ] AVX512BW,FUTURE */
        /* 250(f2 7d 48) 300 001(7a) 110 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPBROADCASTB, 2, {ZMMREG,REG_GPR|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36616, 549, 5766},
    /*  16 : VPBROADCASTB zmmreg|mask|z,reg16 [rm:       evex.512.66.0f38.w0 7a /r         ] AVX512BW,FUTURE */
        /* 250(f2 7d 48) 300 001(7a) 110 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPBROADCASTB, 2, {ZMMREG,REG_GPR|BITS16,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36616, 549, 5767},
    /*  17 : VPBROADCASTB zmmreg|mask|z,reg32 [rm:       evex.512.66.0f38.w0 7a /r         ] AVX512BW,FUTURE */
        /* 250(f2 7d 48) 300 001(7a) 110 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPBROADCASTB, 2, {ZMMREG,REG_GPR|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36616, 549, 5768},
    /*  18 : VPBROADCASTB zmmreg|mask|z,reg64 [rm:       evex.512.66.0f38.w0 7a /r         ] AVX512BW,FUTURE */
        /* 250(f2 7d 48) 300 001(7a) 110 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPBROADCASTB, 2, {ZMMREG,REG_GPR|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36616, 549, 5769},
};

static const struct itemplate instrux_VPBROADCASTW[16] = {
    /*   0 : VPBROADCASTW xmmreg,mem16 [rm:       vex.128.66.0f38.w0 79 /r          ] AVX2,FUTURE */
        /* 270(002 001) 001(79) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPBROADCASTW, 2, {XMMREG|RN_L16,MEMORY|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64532, 467, 4220},
    /*   1 : VPBROADCASTW xmmreg,xmmreg [rm:       vex.128.66.0f38.w0 79 /r          ] AVX2,FUTURE */
        /* 270(002 001) 001(79) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPBROADCASTW, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64532, 467, 4221},
    /*   2 : VPBROADCASTW ymmreg,mem16 [rm:       vex.256.66.0f38.w0 79 /r          ] AVX2,FUTURE */
        /* 270(002 005) 001(79) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPBROADCASTW, 2, {YMMREG|RN_L16,MEMORY|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64539, 467, 4222},
    /*   3 : VPBROADCASTW ymmreg,xmmreg [rm:       vex.256.66.0f38.w0 79 /r          ] AVX2,FUTURE */
        /* 270(002 005) 001(79) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPBROADCASTW, 2, {YMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64539, 467, 4223},
    /*   4 : VPBROADCASTW xmmreg|mask|z,xmmrm16 [rm:t1s16: evex.128.66.0f38.w0 79 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 08) 305 001(79) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBROADCASTW, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36841, 548, 5794},
    /*   5 : VPBROADCASTW ymmreg|mask|z,xmmrm16 [rm:t1s16: evex.256.66.0f38.w0 79 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 28) 305 001(79) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBROADCASTW, 2, {YMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36850, 548, 5795},
    /*   6 : VPBROADCASTW zmmreg|mask|z,xmmrm16 [rm:t1s16: evex.512.66.0f38.w0 79 /r         ] AVX512BW,FUTURE */
        /* 250(f2 7d 48) 305 001(79) 110 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPBROADCASTW, 2, {ZMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36859, 549, 5796},
    /*   7 : VPBROADCASTW xmmreg|mask|z,reg16 [rm:       evex.128.66.0f38.w0 7b /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 08) 300 001(7b) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBROADCASTW, 2, {XMMREG,REG_GPR|BITS16,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36868, 548, 5797},
    /*   8 : VPBROADCASTW xmmreg|mask|z,reg32 [rm:       evex.128.66.0f38.w0 7b /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 08) 300 001(7b) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBROADCASTW, 2, {XMMREG,REG_GPR|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36868, 548, 5798},
    /*   9 : VPBROADCASTW xmmreg|mask|z,reg64 [rm:       evex.128.66.0f38.w0 7b /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 08) 300 001(7b) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBROADCASTW, 2, {XMMREG,REG_GPR|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36868, 548, 5799},
    /*  10 : VPBROADCASTW ymmreg|mask|z,reg16 [rm:       evex.256.66.0f38.w0 7b /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 28) 300 001(7b) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBROADCASTW, 2, {YMMREG,REG_GPR|BITS16,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36877, 548, 5800},
    /*  11 : VPBROADCASTW ymmreg|mask|z,reg32 [rm:       evex.256.66.0f38.w0 7b /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 28) 300 001(7b) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBROADCASTW, 2, {YMMREG,REG_GPR|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36877, 548, 5801},
    /*  12 : VPBROADCASTW ymmreg|mask|z,reg64 [rm:       evex.256.66.0f38.w0 7b /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7d 28) 300 001(7b) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBROADCASTW, 2, {YMMREG,REG_GPR|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36877, 548, 5802},
    /*  13 : VPBROADCASTW zmmreg|mask|z,reg16 [rm:       evex.512.66.0f38.w0 7b /r         ] AVX512BW,FUTURE */
        /* 250(f2 7d 48) 300 001(7b) 110 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPBROADCASTW, 2, {ZMMREG,REG_GPR|BITS16,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36886, 549, 5803},
    /*  14 : VPBROADCASTW zmmreg|mask|z,reg32 [rm:       evex.512.66.0f38.w0 7b /r         ] AVX512BW,FUTURE */
        /* 250(f2 7d 48) 300 001(7b) 110 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPBROADCASTW, 2, {ZMMREG,REG_GPR|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36886, 549, 5804},
    /*  15 : VPBROADCASTW zmmreg|mask|z,reg64 [rm:       evex.512.66.0f38.w0 7b /r         ] AVX512BW,FUTURE */
        /* 250(f2 7d 48) 300 001(7b) 110 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPBROADCASTW, 2, {ZMMREG,REG_GPR|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36886, 549, 5805},
};

static const struct itemplate instrux_VPBROADCASTD[13] = {
    /*   0 : VPBROADCASTD xmmreg,mem32 [rm:       vex.128.66.0f38.w0 58 /r          ] AVX2,FUTURE */
        /* 270(002 001) 001(58) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPBROADCASTD, 2, {XMMREG|RN_L16,MEMORY|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64546, 467, 4224},
    /*   1 : VPBROADCASTD xmmreg,xmmreg [rm:       vex.128.66.0f38.w0 58 /r          ] AVX2,FUTURE */
        /* 270(002 001) 001(58) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPBROADCASTD, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64546, 467, 4225},
    /*   2 : VPBROADCASTD ymmreg,mem32 [rm:       vex.256.66.0f38.w0 58 /r          ] AVX2,FUTURE */
        /* 270(002 005) 001(58) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPBROADCASTD, 2, {YMMREG|RN_L16,MEMORY|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64553, 467, 4226},
    /*   3 : VPBROADCASTD ymmreg,xmmreg [rm:       vex.256.66.0f38.w0 58 /r          ] AVX2,FUTURE */
        /* 270(002 005) 001(58) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPBROADCASTD, 2, {YMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64553, 467, 4227},
    /*   4 : VPBROADCASTD xmmreg|mask|z,mem32 [rm:t1s:   evex.128.66.0f38.w0 58 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 306 001(58) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPBROADCASTD, 2, {XMMREG,MEMORY|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36625, 542, 5770},
    /*   5 : VPBROADCASTD ymmreg|mask|z,mem32 [rm:t1s:   evex.256.66.0f38.w0 58 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 306 001(58) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPBROADCASTD, 2, {YMMREG,MEMORY|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36634, 542, 5771},
    /*   6 : VPBROADCASTD zmmreg|mask|z,mem32 [rm:t1s:   evex.512.66.0f38.w0 58 /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 306 001(58) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPBROADCASTD, 2, {ZMMREG,MEMORY|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36643, 543, 5772},
    /*   7 : VPBROADCASTD xmmreg|mask|z,xmmreg [rm:       evex.128.66.0f38.w0 58 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 300 001(58) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPBROADCASTD, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36652, 542, 5773},
    /*   8 : VPBROADCASTD ymmreg|mask|z,xmmreg [rm:       evex.256.66.0f38.w0 58 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 300 001(58) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPBROADCASTD, 2, {YMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36661, 542, 5774},
    /*   9 : VPBROADCASTD zmmreg|mask|z,xmmreg [rm:       evex.512.66.0f38.w0 58 /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 300 001(58) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPBROADCASTD, 2, {ZMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36670, 543, 5775},
    /*  10 : VPBROADCASTD xmmreg|mask|z,reg32 [rm:       evex.128.66.0f38.w0 7c /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 300 001(7c) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPBROADCASTD, 2, {XMMREG,REG_GPR|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36679, 542, 5776},
    /*  11 : VPBROADCASTD ymmreg|mask|z,reg32 [rm:       evex.256.66.0f38.w0 7c /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 300 001(7c) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPBROADCASTD, 2, {YMMREG,REG_GPR|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36688, 542, 5777},
    /*  12 : VPBROADCASTD zmmreg|mask|z,reg32 [rm:       evex.512.66.0f38.w0 7c /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 300 001(7c) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPBROADCASTD, 2, {ZMMREG,REG_GPR|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36697, 543, 5778},
};

static const struct itemplate instrux_VPBROADCASTQ[13] = {
    /*   0 : VPBROADCASTQ xmmreg,mem64 [rm:       vex.128.66.0f38.w0 59 /r          ] AVX2,FUTURE */
        /* 270(002 001) 001(59) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPBROADCASTQ, 2, {XMMREG|RN_L16,MEMORY|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64560, 467, 4228},
    /*   1 : VPBROADCASTQ xmmreg,xmmreg [rm:       vex.128.66.0f38.w0 59 /r          ] AVX2,FUTURE */
        /* 270(002 001) 001(59) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPBROADCASTQ, 2, {XMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64560, 467, 4229},
    /*   2 : VPBROADCASTQ ymmreg,mem64 [rm:       vex.256.66.0f38.w0 59 /r          ] AVX2,FUTURE */
        /* 270(002 005) 001(59) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPBROADCASTQ, 2, {YMMREG|RN_L16,MEMORY|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64567, 467, 4230},
    /*   3 : VPBROADCASTQ ymmreg,xmmreg [rm:       vex.256.66.0f38.w0 59 /r          ] AVX2,FUTURE */
        /* 270(002 005) 001(59) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPBROADCASTQ, 2, {YMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64567, 467, 4231},
    /*   4 : VPBROADCASTQ xmmreg|mask|z,mem64 [rm:t1s:   evex.128.66.0f38.w1 59 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 08) 306 001(59) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPBROADCASTQ, 2, {XMMREG,MEMORY|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36760, 542, 5785},
    /*   5 : VPBROADCASTQ ymmreg|mask|z,mem64 [rm:t1s:   evex.256.66.0f38.w1 59 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 28) 306 001(59) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPBROADCASTQ, 2, {YMMREG,MEMORY|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36769, 542, 5786},
    /*   6 : VPBROADCASTQ zmmreg|mask|z,mem64 [rm:t1s:   evex.512.66.0f38.w1 59 /r         ] AVX512,FUTURE */
        /* 250(f2 fd 48) 306 001(59) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPBROADCASTQ, 2, {ZMMREG,MEMORY|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36778, 543, 5787},
    /*   7 : VPBROADCASTQ xmmreg|mask|z,xmmreg [rm:       evex.128.66.0f38.w1 59 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 08) 300 001(59) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPBROADCASTQ, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36787, 542, 5788},
    /*   8 : VPBROADCASTQ ymmreg|mask|z,xmmreg [rm:       evex.256.66.0f38.w1 59 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 28) 300 001(59) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPBROADCASTQ, 2, {YMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36796, 542, 5789},
    /*   9 : VPBROADCASTQ zmmreg|mask|z,xmmreg [rm:       evex.512.66.0f38.w1 59 /r         ] AVX512,FUTURE */
        /* 250(f2 fd 48) 300 001(59) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPBROADCASTQ, 2, {ZMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36805, 543, 5790},
    /*  10 : VPBROADCASTQ xmmreg|mask|z,reg64 [rm:       evex.128.66.0f38.w1 7c /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 08) 300 001(7c) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPBROADCASTQ, 2, {XMMREG,REG_GPR|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36814, 542, 5791},
    /*  11 : VPBROADCASTQ ymmreg|mask|z,reg64 [rm:       evex.256.66.0f38.w1 7c /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 28) 300 001(7c) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPBROADCASTQ, 2, {YMMREG,REG_GPR|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36823, 542, 5792},
    /*  12 : VPBROADCASTQ zmmreg|mask|z,reg64 [rm:       evex.512.66.0f38.w1 7c /r         ] AVX512,FUTURE */
        /* 250(f2 fd 48) 300 001(7c) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPBROADCASTQ, 2, {ZMMREG,REG_GPR|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36832, 543, 5793},
};

static const struct itemplate instrux_VPERMD[6] = {
    /*   0 : VPERMD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38.w0 36 /r      ] AVX2,FUTURE */
        /* 261(002 005) 001(36) 120 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPERMD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64574, 467, 4233},
    /*   1 : VPERMD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38.w0 36 /r      ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(36) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPERMD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64581, 467, 4233},
    /*   2 : VPERMD ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 36 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(36) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+37327, 542, 6094},
    /*   3 : VPERMD ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f38.w0 36 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 28) 301 001(36) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+37336, 542, 6094},
    /*   4 : VPERMD zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f38.w0 36 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(36) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+37345, 543, 6095},
    /*   5 : VPERMD zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f38.w0 36 /r     ] ND,AVX512,FUTURE */
        /* 240(f2 7d 48) 301 001(36) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+37354, 543, 6095},
};

static const struct itemplate instrux_VPERMPD[7] = {
    /*   0 : VPERMPD ymmreg,ymmrm256,imm8 [rmi:      vex.256.66.0f3a.w1 01 /r ib       ] AVX2,FUTURE */
        /* 270(003 205) 001(01) 110 022 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPERMPD, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54523, 467, 4234},
    /*   1 : VPERMPD ymmreg|mask|z,ymmrm256|b64,imm8 [rmi:fv:   evex.256.66.0f3a.w1 01 /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 fd 28) 301 001(01) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMPD, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+19813, 542, 6126},
    /*   2 : VPERMPD zmmreg|mask|z,zmmrm512|b64,imm8 [rmi:fv:   evex.512.66.0f3a.w1 01 /r ib      ] AVX512,FUTURE */
        /* 250(f3 fd 48) 301 001(01) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMPD, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+19823, 543, 6127},
    /*   3 : VPERMPD ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 16 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(16) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMPD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+37633, 542, 6128},
    /*   4 : VPERMPD ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f38.w1 16 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 28) 301 001(16) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMPD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+37642, 542, 6128},
    /*   5 : VPERMPD zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 16 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(16) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMPD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+37651, 543, 6129},
    /*   6 : VPERMPD zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f38.w1 16 /r     ] ND,AVX512,FUTURE */
        /* 240(f2 fd 48) 301 001(16) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMPD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+37660, 543, 6129},
};

static const struct itemplate instrux_VPERMPS[6] = {
    /*   0 : VPERMPS ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38.w0 16 /r      ] AVX2,FUTURE */
        /* 261(002 005) 001(16) 120 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPERMPS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64588, 467, 4235},
    /*   1 : VPERMPS ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38.w0 16 /r      ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(16) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPERMPS, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64595, 467, 4235},
    /*   2 : VPERMPS ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 16 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(16) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMPS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+37669, 542, 6130},
    /*   3 : VPERMPS ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f38.w0 16 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 28) 301 001(16) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMPS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+37678, 542, 6130},
    /*   4 : VPERMPS zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f38.w0 16 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(16) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMPS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+37687, 543, 6131},
    /*   5 : VPERMPS zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f38.w0 16 /r     ] ND,AVX512,FUTURE */
        /* 240(f2 7d 48) 301 001(16) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMPS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+37696, 543, 6131},
};

static const struct itemplate instrux_VPERMQ[7] = {
    /*   0 : VPERMQ ymmreg,ymmrm256,imm8 [rmi:      vex.256.66.0f3a.w1 00 /r ib       ] AVX2,FUTURE */
        /* 270(003 205) 001(00) 110 022 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPERMQ, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54531, 467, 4236},
    /*   1 : VPERMQ ymmreg|mask|z,ymmrm256|b64,imm8 [rmi:fv:   evex.256.66.0f3a.w1 00 /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 fd 28) 301 001(00) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMQ, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+19833, 542, 6132},
    /*   2 : VPERMQ zmmreg|mask|z,zmmrm512|b64,imm8 [rmi:fv:   evex.512.66.0f3a.w1 00 /r ib      ] AVX512,FUTURE */
        /* 250(f3 fd 48) 301 001(00) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMQ, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+19843, 543, 6133},
    /*   3 : VPERMQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 36 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(36) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+37705, 542, 6134},
    /*   4 : VPERMQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f38.w1 36 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 28) 301 001(36) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+37714, 542, 6134},
    /*   5 : VPERMQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 36 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(36) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+37723, 543, 6135},
    /*   6 : VPERMQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f38.w1 36 /r     ] ND,AVX512,FUTURE */
        /* 240(f2 fd 48) 301 001(36) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+37732, 543, 6135},
};

static const struct itemplate instrux_VPERM2I128[2] = {
    /*   0 : VPERM2I128 ymmreg,ymmreg*,ymmrm256,imm8 [rvmi:     vex.nds.256.66.0f3a.w0 46 /r ib   ] AVX2,FUTURE */
        /* 261(003 005) 001(46) 120 023 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPERM2I128, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+54539, 467, 4237},
    /*   1 : VPERM2I128 ymmreg,ymmrm256,imm8 [r+vmi:     vex.nds.256.66.0f3a.w0 46 /r ib   ] ND,AVX2,FUTURE */
        /* 260(003 005) 001(46) 110 022 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPERM2I128, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54547, 467, 4237},
};

static const struct itemplate instrux_VEXTRACTI128[1] = {
    /*   0 : VEXTRACTI128 xmmrm128,ymmreg,imm8 [mri:      vex.256.66.0f3a.w0 39 /r ib       ] AVX2,FUTURE */
        /* 270(003 005) 001(39) 101 022 : NOAPX,VEX,AVX2,FUTURE */
        {I_VEXTRACTI128, 3, {RM_XMM|BITS128|RN_L16,YMMREG|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54555, 467, 4238},
};

static const struct itemplate instrux_VINSERTI128[2] = {
    /*   0 : VINSERTI128 ymmreg,ymmreg*,xmmrm128,imm8 [rvmi:     vex.nds.256.66.0f3a.w0 38 /r ib   ] AVX2,FUTURE */
        /* 261(003 005) 001(38) 120 023 : NOAPX,VEX,AVX2,FUTURE */
        {I_VINSERTI128, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+54563, 467, 4240},
    /*   1 : VINSERTI128 ymmreg,xmmrm128,imm8 [r+vmi:     vex.nds.256.66.0f3a.w0 38 /r ib   ] ND,AVX2,FUTURE */
        /* 260(003 005) 001(38) 110 022 : NOAPX,VEX,AVX2,FUTURE */
        {I_VINSERTI128, 3, {YMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54571, 467, 4240},
};

static const struct itemplate instrux_VPMASKMOVD[6] = {
    /*   0 : VPMASKMOVD xmmreg,xmmreg*,mem128 [rvm:      vex.nds.128.66.0f38.w0 8c /r      ] AVX2,FUTURE */
        /* 261(002 001) 001(8c) 120 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPMASKMOVD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,MEMORY|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64602, 467, 4241},
    /*   1 : VPMASKMOVD xmmreg,mem128 [r+vm:      vex.nds.128.66.0f38.w0 8c /r      ] ND,AVX2,FUTURE */
        /* 260(002 001) 001(8c) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPMASKMOVD, 2, {XMMREG|RN_L16,MEMORY|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64609, 467, 4241},
    /*   2 : VPMASKMOVD ymmreg,ymmreg*,mem256 [rvm:      vex.nds.256.66.0f38.w0 8c /r      ] AVX2,FUTURE */
        /* 261(002 005) 001(8c) 120 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPMASKMOVD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,MEMORY|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64616, 467, 4242},
    /*   3 : VPMASKMOVD ymmreg,mem256 [r+vm:      vex.nds.256.66.0f38.w0 8c /r      ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(8c) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPMASKMOVD, 2, {YMMREG|RN_L16,MEMORY|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64623, 467, 4242},
    /*   4 : VPMASKMOVD mem128,xmmreg,xmmreg [mvr:      vex.nds.128.66.0f38.w0 8e /r      ] AVX2,FUTURE */
        /* 261(002 001) 001(8e) 102 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPMASKMOVD, 3, {MEMORY|BITS128|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64658, 467, 4246},
    /*   5 : VPMASKMOVD mem256,ymmreg,ymmreg [mvr:      vex.nds.256.66.0f38.w0 8e /r      ] AVX2,FUTURE */
        /* 261(002 005) 001(8e) 102 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPMASKMOVD, 3, {MEMORY|BITS256|RN_L16,YMMREG|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64665, 467, 4247},
};

static const struct itemplate instrux_VPMASKMOVQ[6] = {
    /*   0 : VPMASKMOVQ xmmreg,xmmreg*,mem128 [rvm:      vex.nds.128.66.0f38.w1 8c /r      ] AVX2,FUTURE */
        /* 261(002 201) 001(8c) 120 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPMASKMOVQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,MEMORY|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64630, 467, 4243},
    /*   1 : VPMASKMOVQ xmmreg,mem128 [r+vm:      vex.nds.128.66.0f38.w1 8c /r      ] ND,AVX2,FUTURE */
        /* 260(002 201) 001(8c) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPMASKMOVQ, 2, {XMMREG|RN_L16,MEMORY|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64637, 467, 4243},
    /*   2 : VPMASKMOVQ ymmreg,ymmreg*,mem256 [rvm:      vex.nds.256.66.0f38.w1 8c /r      ] AVX2,FUTURE */
        /* 261(002 205) 001(8c) 120 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPMASKMOVQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,MEMORY|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64644, 467, 4244},
    /*   3 : VPMASKMOVQ ymmreg,mem256 [r+vm:      vex.nds.256.66.0f38.w1 8c /r      ] ND,AVX2,FUTURE */
        /* 260(002 205) 001(8c) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPMASKMOVQ, 2, {YMMREG|RN_L16,MEMORY|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64651, 467, 4244},
    /*   4 : VPMASKMOVQ mem128,xmmreg,xmmreg [mvr:      vex.nds.128.66.0f38.w1 8e /r      ] AVX2,FUTURE */
        /* 261(002 201) 001(8e) 102 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPMASKMOVQ, 3, {MEMORY|BITS128|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64672, 467, 4248},
    /*   5 : VPMASKMOVQ mem256,ymmreg,ymmreg [mvr:      vex.nds.256.66.0f38.w1 8e /r      ] AVX2,FUTURE */
        /* 261(002 205) 001(8e) 102 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPMASKMOVQ, 3, {MEMORY|BITS256|RN_L16,YMMREG|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64679, 467, 4249},
};

static const struct itemplate instrux_VPSLLVD[10] = {
    /*   0 : VPSLLVD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38.w0 47 /r      ] AVX2,FUTURE */
        /* 261(002 001) 001(47) 120 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPSLLVD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64686, 467, 4251},
    /*   1 : VPSLLVD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38.w0 47 /r      ] ND,AVX2,FUTURE */
        /* 260(002 001) 001(47) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPSLLVD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64693, 467, 4251},
    /*   2 : VPSLLVD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38.w0 47 /r      ] AVX2,FUTURE */
        /* 261(002 005) 001(47) 120 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPSLLVD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64714, 467, 4253},
    /*   3 : VPSLLVD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38.w0 47 /r      ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(47) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPSLLVD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64721, 467, 4253},
    /*   4 : VPSLLVD xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 47 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(47) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLVD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+41629, 542, 6534},
    /*   5 : VPSLLVD xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f38.w0 47 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 08) 301 001(47) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLVD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+41638, 542, 6534},
    /*   6 : VPSLLVD ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 47 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(47) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLVD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+41647, 542, 6535},
    /*   7 : VPSLLVD ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f38.w0 47 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 28) 301 001(47) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLVD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+41656, 542, 6535},
    /*   8 : VPSLLVD zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f38.w0 47 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(47) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSLLVD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+41665, 543, 6536},
    /*   9 : VPSLLVD zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f38.w0 47 /r     ] ND,AVX512,FUTURE */
        /* 240(f2 7d 48) 301 001(47) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSLLVD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+41674, 543, 6536},
};

static const struct itemplate instrux_VPSLLVQ[10] = {
    /*   0 : VPSLLVQ xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38.w1 47 /r      ] AVX2,FUTURE */
        /* 261(002 201) 001(47) 120 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPSLLVQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64700, 467, 4252},
    /*   1 : VPSLLVQ xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38.w1 47 /r      ] ND,AVX2,FUTURE */
        /* 260(002 201) 001(47) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPSLLVQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64707, 467, 4252},
    /*   2 : VPSLLVQ ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38.w1 47 /r      ] AVX2,FUTURE */
        /* 261(002 205) 001(47) 120 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPSLLVQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64728, 467, 4254},
    /*   3 : VPSLLVQ ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38.w1 47 /r      ] ND,AVX2,FUTURE */
        /* 260(002 205) 001(47) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPSLLVQ, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64735, 467, 4254},
    /*   4 : VPSLLVQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 47 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(47) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLVQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+41683, 542, 6537},
    /*   5 : VPSLLVQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f38.w1 47 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 08) 301 001(47) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLVQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+41692, 542, 6537},
    /*   6 : VPSLLVQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 47 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(47) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLVQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+41701, 542, 6538},
    /*   7 : VPSLLVQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f38.w1 47 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 28) 301 001(47) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSLLVQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+41710, 542, 6538},
    /*   8 : VPSLLVQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 47 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(47) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSLLVQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+41719, 543, 6539},
    /*   9 : VPSLLVQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f38.w1 47 /r     ] ND,AVX512,FUTURE */
        /* 240(f2 fd 48) 301 001(47) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSLLVQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+41728, 543, 6539},
};

static const struct itemplate instrux_VPSRAVD[10] = {
    /*   0 : VPSRAVD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38.w0 46 /r      ] AVX2,FUTURE */
        /* 261(002 001) 001(46) 120 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPSRAVD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64742, 467, 4256},
    /*   1 : VPSRAVD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38.w0 46 /r      ] ND,AVX2,FUTURE */
        /* 260(002 001) 001(46) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPSRAVD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64749, 467, 4256},
    /*   2 : VPSRAVD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38.w0 46 /r      ] AVX2,FUTURE */
        /* 261(002 005) 001(46) 120 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPSRAVD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64756, 467, 4257},
    /*   3 : VPSRAVD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38.w0 46 /r      ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(46) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPSRAVD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64763, 467, 4257},
    /*   4 : VPSRAVD xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 46 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(46) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAVD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+41953, 542, 6561},
    /*   5 : VPSRAVD xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f38.w0 46 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 08) 301 001(46) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAVD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+41962, 542, 6561},
    /*   6 : VPSRAVD ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 46 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(46) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAVD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+41971, 542, 6562},
    /*   7 : VPSRAVD ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f38.w0 46 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 28) 301 001(46) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAVD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+41980, 542, 6562},
    /*   8 : VPSRAVD zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f38.w0 46 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(46) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRAVD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+41989, 543, 6563},
    /*   9 : VPSRAVD zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f38.w0 46 /r     ] ND,AVX512,FUTURE */
        /* 240(f2 7d 48) 301 001(46) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRAVD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+41998, 543, 6563},
};

static const struct itemplate instrux_VPSRLVD[10] = {
    /*   0 : VPSRLVD xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38.w0 45 /r      ] AVX2,FUTURE */
        /* 261(002 001) 001(45) 120 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPSRLVD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64770, 467, 4259},
    /*   1 : VPSRLVD xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38.w0 45 /r      ] ND,AVX2,FUTURE */
        /* 260(002 001) 001(45) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPSRLVD, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64777, 467, 4259},
    /*   2 : VPSRLVD ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38.w0 45 /r      ] AVX2,FUTURE */
        /* 261(002 005) 001(45) 120 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPSRLVD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64798, 467, 4261},
    /*   3 : VPSRLVD ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38.w0 45 /r      ] ND,AVX2,FUTURE */
        /* 260(002 005) 001(45) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPSRLVD, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64805, 467, 4261},
    /*   4 : VPSRLVD xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 45 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(45) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLVD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+42277, 542, 6591},
    /*   5 : VPSRLVD xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f38.w0 45 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 08) 301 001(45) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLVD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+42286, 542, 6591},
    /*   6 : VPSRLVD ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 45 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(45) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLVD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+42295, 542, 6592},
    /*   7 : VPSRLVD ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f38.w0 45 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 28) 301 001(45) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLVD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+42304, 542, 6592},
    /*   8 : VPSRLVD zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f38.w0 45 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(45) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRLVD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+42313, 543, 6593},
    /*   9 : VPSRLVD zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f38.w0 45 /r     ] ND,AVX512,FUTURE */
        /* 240(f2 7d 48) 301 001(45) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRLVD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+42322, 543, 6593},
};

static const struct itemplate instrux_VPSRLVQ[10] = {
    /*   0 : VPSRLVQ xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38.w1 45 /r      ] AVX2,FUTURE */
        /* 261(002 201) 001(45) 120 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPSRLVQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64784, 467, 4260},
    /*   1 : VPSRLVQ xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38.w1 45 /r      ] ND,AVX2,FUTURE */
        /* 260(002 201) 001(45) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPSRLVQ, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64791, 467, 4260},
    /*   2 : VPSRLVQ ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38.w1 45 /r      ] AVX2,FUTURE */
        /* 261(002 205) 001(45) 120 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPSRLVQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64812, 467, 4262},
    /*   3 : VPSRLVQ ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38.w1 45 /r      ] ND,AVX2,FUTURE */
        /* 260(002 205) 001(45) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPSRLVQ, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64819, 467, 4262},
    /*   4 : VPSRLVQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 45 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(45) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLVQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+42331, 542, 6594},
    /*   5 : VPSRLVQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f38.w1 45 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 08) 301 001(45) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLVQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+42340, 542, 6594},
    /*   6 : VPSRLVQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 45 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(45) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLVQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+42349, 542, 6595},
    /*   7 : VPSRLVQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f38.w1 45 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 28) 301 001(45) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRLVQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+42358, 542, 6595},
    /*   8 : VPSRLVQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 45 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(45) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRLVQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+42367, 543, 6596},
    /*   9 : VPSRLVQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f38.w1 45 /r     ] ND,AVX512,FUTURE */
        /* 240(f2 fd 48) 301 001(45) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRLVQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+42376, 543, 6596},
};

static const struct itemplate instrux_VGATHERDPD[5] = {
    /*   0 : VGATHERDPD xmmreg,xmem64,xmmreg [rmv:      vm32x vex.dds.128.66.0f38.w1 92 /r] AVX2,FUTURE */
        /* 374 262(002 201) 001(92) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VGATHERDPD, 3, {XMMREG|RN_L16,XMEM|BITS64|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54579, 467, 4264},
    /*   1 : VGATHERDPD ymmreg,xmem64,ymmreg [rmv:      vm32x vex.dds.256.66.0f38.w1 92 /r] AVX2,FUTURE */
        /* 374 262(002 205) 001(92) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VGATHERDPD, 3, {YMMREG|RN_L16,XMEM|BITS64|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54595, 467, 4266},
    /*   2 : VGATHERDPD xmmreg|mask,xmem64 [rm:t1s:   vsibx evex.128.66.0f38.w1 92 /r   ] AVX512,AVX512VL,FUTURE */
        /* 374 250(f2 fd 08) 306 001(92) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VGATHERDPD, 2, {XMMREG,XMEM|BITS64,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18913, 542, 5478},
    /*   3 : VGATHERDPD ymmreg|mask,xmem64 [rm:t1s:   vsibx evex.256.66.0f38.w1 92 /r   ] AVX512,AVX512VL,FUTURE */
        /* 374 250(f2 fd 28) 306 001(92) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VGATHERDPD, 2, {YMMREG,XMEM|BITS64,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18923, 542, 5479},
    /*   4 : VGATHERDPD zmmreg|mask,ymem64 [rm:t1s:   vsiby evex.512.66.0f38.w1 92 /r   ] AVX512,FUTURE */
        /* 375 250(f2 fd 48) 306 001(92) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VGATHERDPD, 2, {ZMMREG,YMEM|BITS64,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18933, 543, 5480},
};

static const struct itemplate instrux_VGATHERQPD[5] = {
    /*   0 : VGATHERQPD xmmreg,xmem64,xmmreg [rmv:      vm64x vex.dds.128.66.0f38.w1 93 /r] AVX2,FUTURE */
        /* 374 262(002 201) 001(93) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VGATHERQPD, 3, {XMMREG|RN_L16,XMEM|BITS64|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54587, 467, 4265},
    /*   1 : VGATHERQPD ymmreg,ymem64,ymmreg [rmv:      vm64y vex.dds.256.66.0f38.w1 93 /r] AVX2,FUTURE */
        /* 375 262(002 205) 001(93) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VGATHERQPD, 3, {YMMREG|RN_L16,YMEM|BITS64|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54603, 467, 4267},
    /*   2 : VGATHERQPD xmmreg|mask,xmem64 [rm:t1s:   vsibx evex.128.66.0f38.w1 93 /r   ] AVX512,AVX512VL,FUTURE */
        /* 374 250(f2 fd 08) 306 001(93) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VGATHERQPD, 2, {XMMREG,XMEM|BITS64,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+19053, 542, 5492},
    /*   3 : VGATHERQPD ymmreg|mask,ymem64 [rm:t1s:   vsiby evex.256.66.0f38.w1 93 /r   ] AVX512,AVX512VL,FUTURE */
        /* 375 250(f2 fd 28) 306 001(93) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VGATHERQPD, 2, {YMMREG,YMEM|BITS64,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+19063, 542, 5493},
    /*   4 : VGATHERQPD zmmreg|mask,zmem64 [rm:t1s:   vsibz evex.512.66.0f38.w1 93 /r   ] AVX512,FUTURE */
        /* 376 250(f2 fd 48) 306 001(93) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VGATHERQPD, 2, {ZMMREG,ZMEM|BITS64,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+19073, 543, 5494},
};

static const struct itemplate instrux_VGATHERDPS[5] = {
    /*   0 : VGATHERDPS xmmreg,xmem32,xmmreg [rmv:      vm32x vex.dds.128.66.0f38.w0 92 /r] AVX2,FUTURE */
        /* 374 262(002 001) 001(92) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VGATHERDPS, 3, {XMMREG|RN_L16,XMEM|BITS32|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54611, 467, 4269},
    /*   1 : VGATHERDPS ymmreg,ymem32,ymmreg [rmv:      vm32y vex.dds.256.66.0f38.w0 92 /r] AVX2,FUTURE */
        /* 375 262(002 005) 001(92) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VGATHERDPS, 3, {YMMREG|RN_L16,YMEM|BITS32|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54627, 467, 4271},
    /*   2 : VGATHERDPS xmmreg|mask,xmem32 [rm:t1s:   vsibx evex.128.66.0f38.w0 92 /r   ] AVX512,AVX512VL,FUTURE */
        /* 374 250(f2 7d 08) 306 001(92) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VGATHERDPS, 2, {XMMREG,XMEM|BITS32,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18943, 542, 5481},
    /*   3 : VGATHERDPS ymmreg|mask,ymem32 [rm:t1s:   vsiby evex.256.66.0f38.w0 92 /r   ] AVX512,AVX512VL,FUTURE */
        /* 375 250(f2 7d 28) 306 001(92) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VGATHERDPS, 2, {YMMREG,YMEM|BITS32,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18953, 542, 5482},
    /*   4 : VGATHERDPS zmmreg|mask,zmem32 [rm:t1s:   vsibz evex.512.66.0f38.w0 92 /r   ] AVX512,FUTURE */
        /* 376 250(f2 7d 48) 306 001(92) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VGATHERDPS, 2, {ZMMREG,ZMEM|BITS32,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18963, 543, 5483},
};

static const struct itemplate instrux_VGATHERQPS[5] = {
    /*   0 : VGATHERQPS xmmreg,xmem32,xmmreg [rmv:      vm64x vex.dds.128.66.0f38.w0 93 /r] AVX2,FUTURE */
        /* 374 262(002 001) 001(93) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VGATHERQPS, 3, {XMMREG|RN_L16,XMEM|BITS32|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54619, 467, 4270},
    /*   1 : VGATHERQPS xmmreg,ymem32,xmmreg [rmv:      vm64y vex.dds.256.66.0f38.w0 93 /r] AVX2,FUTURE */
        /* 375 262(002 005) 001(93) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VGATHERQPS, 3, {XMMREG|RN_L16,YMEM|BITS32|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54635, 467, 4272},
    /*   2 : VGATHERQPS xmmreg|mask,xmem32 [rm:t1s:   vsibx evex.128.66.0f38.w0 93 /r   ] AVX512,AVX512VL,FUTURE */
        /* 374 250(f2 7d 08) 306 001(93) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VGATHERQPS, 2, {XMMREG,XMEM|BITS32,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+19083, 542, 5495},
    /*   3 : VGATHERQPS xmmreg|mask,ymem32 [rm:t1s:   vsiby evex.256.66.0f38.w0 93 /r   ] AVX512,AVX512VL,FUTURE */
        /* 375 250(f2 7d 28) 306 001(93) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VGATHERQPS, 2, {XMMREG,YMEM|BITS32,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+19093, 542, 5496},
    /*   4 : VGATHERQPS ymmreg|mask,zmem32 [rm:t1s:   vsibz evex.512.66.0f38.w0 93 /r   ] AVX512,FUTURE */
        /* 376 250(f2 7d 48) 306 001(93) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VGATHERQPS, 2, {YMMREG,ZMEM|BITS32,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+19103, 543, 5497},
};

static const struct itemplate instrux_VPGATHERDD[5] = {
    /*   0 : VPGATHERDD xmmreg,xmem32,xmmreg [rmv:      vm32x vex.dds.128.66.0f38.w0 90 /r] AVX2,FUTURE */
        /* 374 262(002 001) 001(90) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPGATHERDD, 3, {XMMREG|RN_L16,XMEM|BITS32|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54643, 467, 4274},
    /*   1 : VPGATHERDD ymmreg,ymem32,ymmreg [rmv:      vm32y vex.dds.256.66.0f38.w0 90 /r] AVX2,FUTURE */
        /* 375 262(002 005) 001(90) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPGATHERDD, 3, {YMMREG|RN_L16,YMEM|BITS32|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54659, 467, 4276},
    /*   2 : VPGATHERDD xmmreg|mask,xmem32 [rm:t1s:   vsibx evex.128.66.0f38.w0 90 /r   ] AVX512,AVX512VL,FUTURE */
        /* 374 250(f2 7d 08) 306 001(90) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPGATHERDD, 2, {XMMREG,XMEM|BITS32,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+19903, 542, 6183},
    /*   3 : VPGATHERDD ymmreg|mask,ymem32 [rm:t1s:   vsiby evex.256.66.0f38.w0 90 /r   ] AVX512,AVX512VL,FUTURE */
        /* 375 250(f2 7d 28) 306 001(90) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPGATHERDD, 2, {YMMREG,YMEM|BITS32,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+19913, 542, 6184},
    /*   4 : VPGATHERDD zmmreg|mask,zmem32 [rm:t1s:   vsibz evex.512.66.0f38.w0 90 /r   ] AVX512,FUTURE */
        /* 376 250(f2 7d 48) 306 001(90) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPGATHERDD, 2, {ZMMREG,ZMEM|BITS32,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+19923, 543, 6185},
};

static const struct itemplate instrux_VPGATHERQD[5] = {
    /*   0 : VPGATHERQD xmmreg,xmem32,xmmreg [rmv:      vm64x vex.dds.128.66.0f38.w0 91 /r] AVX2,FUTURE */
        /* 374 262(002 001) 001(91) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPGATHERQD, 3, {XMMREG|RN_L16,XMEM|BITS32|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54651, 467, 4275},
    /*   1 : VPGATHERQD xmmreg,ymem32,xmmreg [rmv:      vm64y vex.dds.256.66.0f38.w0 91 /r] AVX2,FUTURE */
        /* 375 262(002 005) 001(91) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPGATHERQD, 3, {XMMREG|RN_L16,YMEM|BITS32|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54667, 467, 4277},
    /*   2 : VPGATHERQD xmmreg|mask,xmem32 [rm:t1s:   vsibx evex.128.66.0f38.w0 91 /r   ] AVX512,AVX512VL,FUTURE */
        /* 374 250(f2 7d 08) 306 001(91) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPGATHERQD, 2, {XMMREG,XMEM|BITS32,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+19963, 542, 6189},
    /*   3 : VPGATHERQD xmmreg|mask,ymem32 [rm:t1s:   vsiby evex.256.66.0f38.w0 91 /r   ] AVX512,AVX512VL,FUTURE */
        /* 375 250(f2 7d 28) 306 001(91) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPGATHERQD, 2, {XMMREG,YMEM|BITS32,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+19973, 542, 6190},
    /*   4 : VPGATHERQD ymmreg|mask,zmem32 [rm:t1s:   vsibz evex.512.66.0f38.w0 91 /r   ] AVX512,FUTURE */
        /* 376 250(f2 7d 48) 306 001(91) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPGATHERQD, 2, {YMMREG,ZMEM|BITS32,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+19983, 543, 6191},
};

static const struct itemplate instrux_VPGATHERDQ[5] = {
    /*   0 : VPGATHERDQ xmmreg,xmem64,xmmreg [rmv:      vm32x vex.dds.128.66.0f38.w1 90 /r] AVX2,FUTURE */
        /* 374 262(002 201) 001(90) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPGATHERDQ, 3, {XMMREG|RN_L16,XMEM|BITS64|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54675, 467, 4279},
    /*   1 : VPGATHERDQ ymmreg,xmem64,ymmreg [rmv:      vm32x vex.dds.256.66.0f38.w1 90 /r] AVX2,FUTURE */
        /* 374 262(002 205) 001(90) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPGATHERDQ, 3, {YMMREG|RN_L16,XMEM|BITS64|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54691, 467, 4281},
    /*   2 : VPGATHERDQ xmmreg|mask,xmem64 [rm:t1s:   vsibx evex.128.66.0f38.w1 90 /r   ] AVX512,AVX512VL,FUTURE */
        /* 374 250(f2 fd 08) 306 001(90) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPGATHERDQ, 2, {XMMREG,XMEM|BITS64,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+19933, 542, 6186},
    /*   3 : VPGATHERDQ ymmreg|mask,xmem64 [rm:t1s:   vsibx evex.256.66.0f38.w1 90 /r   ] AVX512,AVX512VL,FUTURE */
        /* 374 250(f2 fd 28) 306 001(90) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPGATHERDQ, 2, {YMMREG,XMEM|BITS64,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+19943, 542, 6187},
    /*   4 : VPGATHERDQ zmmreg|mask,ymem64 [rm:t1s:   vsiby evex.512.66.0f38.w1 90 /r   ] AVX512,FUTURE */
        /* 375 250(f2 fd 48) 306 001(90) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPGATHERDQ, 2, {ZMMREG,YMEM|BITS64,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+19953, 543, 6188},
};

static const struct itemplate instrux_VPGATHERQQ[5] = {
    /*   0 : VPGATHERQQ xmmreg,xmem64,xmmreg [rmv:      vm64x vex.dds.128.66.0f38.w1 91 /r] AVX2,FUTURE */
        /* 374 262(002 201) 001(91) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPGATHERQQ, 3, {XMMREG|RN_L16,XMEM|BITS64|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54683, 467, 4280},
    /*   1 : VPGATHERQQ ymmreg,ymem64,ymmreg [rmv:      vm64y vex.dds.256.66.0f38.w1 91 /r] AVX2,FUTURE */
        /* 375 262(002 205) 001(91) 110 : NOAPX,VEX,AVX2,FUTURE */
        {I_VPGATHERQQ, 3, {YMMREG|RN_L16,YMEM|BITS64|RN_L16,YMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+54699, 467, 4282},
    /*   2 : VPGATHERQQ xmmreg|mask,xmem64 [rm:t1s:   vsibx evex.128.66.0f38.w1 91 /r   ] AVX512,AVX512VL,FUTURE */
        /* 374 250(f2 fd 08) 306 001(91) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPGATHERQQ, 2, {XMMREG,XMEM|BITS64,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+19993, 542, 6192},
    /*   3 : VPGATHERQQ ymmreg|mask,ymem64 [rm:t1s:   vsiby evex.256.66.0f38.w1 91 /r   ] AVX512,AVX512VL,FUTURE */
        /* 375 250(f2 fd 28) 306 001(91) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPGATHERQQ, 2, {YMMREG,YMEM|BITS64,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+20003, 542, 6193},
    /*   4 : VPGATHERQQ zmmreg|mask,zmem64 [rm:t1s:   vsibz evex.512.66.0f38.w1 91 /r   ] AVX512,FUTURE */
        /* 376 250(f2 fd 48) 306 001(91) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPGATHERQQ, 2, {ZMMREG,ZMEM|BITS64,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+20013, 543, 6194},
};

static const struct itemplate instrux_XABORT[1] = {
    /*   0 : XABORT imm8 [i:        c6 f8 ib                          ] RTM,FUTURE */
        /* 002(c6 f8) 020 : RTM,FUTURE */
        {I_XABORT, 1, {IMM_NORMAL|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72519, 468, 4285},
};

static const struct itemplate instrux_XBEGIN[4] = {
    /*   0 : XBEGIN imm16|near [i:        nw o16 c7 f8 rel                  ] AR0,OSIZE,NOREX,NOAPX,NOLONG,RTM,FUTURE */
        /* 327 320 002(c7 f8) 064 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,RTM,FUTURE */
        {I_XBEGIN, 1, {IMM_NORMAL|BITS16|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+64826, 469, 4286},
    /*   1 : XBEGIN imm32|near [i:        nw o32 c7 f8 rel                  ] AR0,OSIZE,NOREX,NOAPX,NOLONG,RTM,FUTURE */
        /* 327 321 002(c7 f8) 064 : AR0,NWSIZE,OSIZE,NOREX,NOAPX,NOLONG,RTM,FUTURE */
        {I_XBEGIN, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+64833, 469, 4287},
    /*   2 : XBEGIN imm64|near [i:        nw o64 c7 f8 rel                  ] AR0,OSIZE,LONG,PROT,RTM,X86_64 */
        /* 327 324 002(c7 f8) 064 : AR0,NWSIZE,OSIZE,LONG,PROT,RTM,X86_64 */
        {I_XBEGIN, 1, {IMM_NORMAL|BITS64|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+64840, 470, 4288},
    /*   3 : XBEGIN imm32|near [i:        nw o64 c7 f8 rel                  ] ND,AR0,SX,LONG,PROT,RTM,X86_64 */
        /* 327 324 002(c7 f8) 064 : AR0,NWSIZE,SX,LONG,PROT,RTM,X86_64 */
        {I_XBEGIN, 1, {IMM_NORMAL|BITS32|NEAR,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+64840, 471, 4289},
};

static const struct itemplate instrux_XEND[1] = {
    /*   0 : XEND void [          0f 01 d5                          ] RTM,FUTURE */
        /* 355 002(01 d5) : RTM,FUTURE */
        {I_XEND, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72524, 468, 4290},
};

static const struct itemplate instrux_XTEST[1] = {
    /*   0 : XTEST void [          0f 01 d6                          ] HLE,FL,RTM,FUTURE */
        /* 355 002(01 d6) : HLE,FL,RTM,FUTURE */
        {I_XTEST, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72529, 472, 4291},
};

static const struct itemplate instrux_PREFETCHWT1[1] = {
    /*   0 : PREFETCHWT1 mem8 [m:        0f 0d /2                          ] PREFETCHWT1,FUTURE */
        /* 355 001(0d) 202 : PREFETCHWT1,FUTURE */
        {I_PREFETCHWT1, 1, {MEMORY|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+72534, 473, 4293},
};

static const struct itemplate instrux_BNDMK[1] = {
    /*   0 : BNDMK bndreg,mem [rm:       f3 0f 1b /r                       ] MIB,MPX,FUTURE */
        /* 333 355 001(1b) 110 : MIB,MPX,FUTURE */
        {I_BNDMK, 2, {BNDREG,MEMORY,0,0,0}, NO_DECORATOR, nasm_bytecodes+70023, 474, 4296},
};

static const struct itemplate instrux_BNDCL[3] = {
    /*   0 : BNDCL bndreg,mem [rm:       f3 0f 1a /r                       ] MPX,FUTURE */
        /* 333 355 001(1a) 110 : MPX,FUTURE */
        {I_BNDCL, 2, {BNDREG,MEMORY,0,0,0}, NO_DECORATOR, nasm_bytecodes+64848, 475, 4297},
    /*   1 : BNDCL bndreg,reg32 [rm:       f3 0f 1a /r                       ] NOREX,NOAPX,NOLONG,MPX,FUTURE */
        /* 333 355 001(1a) 110 : NOREX,NOAPX,NOLONG,MPX,FUTURE */
        {I_BNDCL, 2, {BNDREG|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64848, 476, 4298},
    /*   2 : BNDCL bndreg,reg64 [rm:       o64nw f3 0f 1a /r                 ] LONG,PROT,MPX,X86_64 */
        /* 323 333 355 001(1a) 110 : NWSIZE,LONG,PROT,MPX,X86_64 */
        {I_BNDCL, 2, {BNDREG,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+64847, 477, 4299},
};

static const struct itemplate instrux_BNDCU[3] = {
    /*   0 : BNDCU bndreg,mem [rm:       f2 0f 1a /r                       ] MPX,FUTURE */
        /* 332 355 001(1a) 110 : MPX,FUTURE */
        {I_BNDCU, 2, {BNDREG,MEMORY,0,0,0}, NO_DECORATOR, nasm_bytecodes+64855, 475, 4300},
    /*   1 : BNDCU bndreg,reg32 [rm:       f2 0f 1a /r                       ] NOREX,NOAPX,NOLONG,MPX,FUTURE */
        /* 332 355 001(1a) 110 : NOREX,NOAPX,NOLONG,MPX,FUTURE */
        {I_BNDCU, 2, {BNDREG|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64855, 476, 4301},
    /*   2 : BNDCU bndreg,reg64 [rm:       o64nw f2 0f 1a /r                 ] LONG,PROT,MPX,X86_64 */
        /* 323 332 355 001(1a) 110 : NWSIZE,LONG,PROT,MPX,X86_64 */
        {I_BNDCU, 2, {BNDREG,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+64854, 477, 4302},
};

static const struct itemplate instrux_BNDCN[3] = {
    /*   0 : BNDCN bndreg,mem [rm:       f2 0f 1b /r                       ] MPX,FUTURE */
        /* 332 355 001(1b) 110 : MPX,FUTURE */
        {I_BNDCN, 2, {BNDREG,MEMORY,0,0,0}, NO_DECORATOR, nasm_bytecodes+64862, 475, 4303},
    /*   1 : BNDCN bndreg,reg32 [rm:       f2 0f 1b /r                       ] NOREX,NOAPX,NOLONG,MPX,FUTURE */
        /* 332 355 001(1b) 110 : NOREX,NOAPX,NOLONG,MPX,FUTURE */
        {I_BNDCN, 2, {BNDREG|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64862, 476, 4304},
    /*   2 : BNDCN bndreg,reg64 [rm:       o64nw f2 0f 1b /r                 ] LONG,PROT,MPX,X86_64 */
        /* 323 332 355 001(1b) 110 : NWSIZE,LONG,PROT,MPX,X86_64 */
        {I_BNDCN, 2, {BNDREG,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+64861, 477, 4305},
};

static const struct itemplate instrux_BNDMOV[4] = {
    /*   0 : BNDMOV bndreg,bndreg [rm:       66 0f 1a /r                       ] MPX,FUTURE */
        /* 361 355 001(1a) 110 : MPX,FUTURE */
        {I_BNDMOV, 2, {BNDREG,BNDREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+70029, 475, 4306},
    /*   1 : BNDMOV bndreg,mem [rm:       66 0f 1a /r                       ] MPX,FUTURE */
        /* 361 355 001(1a) 110 : MPX,FUTURE */
        {I_BNDMOV, 2, {BNDREG,MEMORY,0,0,0}, NO_DECORATOR, nasm_bytecodes+70029, 475, 4307},
    /*   2 : BNDMOV bndreg,bndreg [mr:       66 0f 1b /r                       ] MPX,FUTURE */
        /* 361 355 001(1b) 101 : MPX,FUTURE */
        {I_BNDMOV, 2, {BNDREG,BNDREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+70035, 475, 4308},
    /*   3 : BNDMOV mem,bndreg [mr:       66 0f 1b /r                       ] MPX,FUTURE */
        /* 361 355 001(1b) 101 : MPX,FUTURE */
        {I_BNDMOV, 2, {MEMORY,BNDREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+70035, 475, 4309},
};

static const struct itemplate instrux_BNDLDX[3] = {
    /*   0 : BNDLDX bndreg,mem [rm:       0f 1a /r                          ] MIB,MPX,FUTURE */
        /* 355 001(1a) 110 : MIB,MPX,FUTURE */
        {I_BNDLDX, 2, {BNDREG,MEMORY,0,0,0}, NO_DECORATOR, nasm_bytecodes+70030, 474, 4310},
    /*   1 : BNDLDX bndreg,mem,reg32 [rmx:      0f 1a /r                          ] NOREX,NOAPX,NOLONG,MIB,MPX,FUTURE */
        /* 355 001(1a) 016 110 : NOREX,NOAPX,NOLONG,MIB,MPX,FUTURE */
        {I_BNDLDX, 3, {BNDREG|RN_L16,MEMORY|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+70041, 478, 4311},
    /*   2 : BNDLDX bndreg,mem,reg64 [rmx:      0f 1a /r                          ] LONG,MIB,PROT,MPX,X86_64 */
        /* 355 001(1a) 016 110 : LONG,MIB,PROT,MPX,X86_64 */
        {I_BNDLDX, 3, {BNDREG,MEMORY,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+70041, 479, 4312},
};

static const struct itemplate instrux_BNDSTX[5] = {
    /*   0 : BNDSTX mem,bndreg [mr:       0f 1b /r                          ] MIB,MPX,FUTURE */
        /* 355 001(1b) 101 : MIB,MPX,FUTURE */
        {I_BNDSTX, 2, {MEMORY,BNDREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+70036, 474, 4313},
    /*   1 : BNDSTX mem,reg32,bndreg [mxr:      0f 1b /r                          ] NOREX,NOAPX,NOLONG,MIB,MPX,FUTURE */
        /* 355 001(1b) 015 102 : NOREX,NOAPX,NOLONG,MIB,MPX,FUTURE */
        {I_BNDSTX, 3, {MEMORY|RN_L16,REG_GPR|BITS32|RN_L16,BNDREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+70047, 478, 4314},
    /*   2 : BNDSTX mem,reg64,bndreg [mxr:      0f 1b /r                          ] LONG,MIB,PROT,MPX,X86_64 */
        /* 355 001(1b) 015 102 : LONG,MIB,PROT,MPX,X86_64 */
        {I_BNDSTX, 3, {MEMORY,REG_GPR|BITS64,BNDREG,0,0}, NO_DECORATOR, nasm_bytecodes+70047, 479, 4315},
    /*   3 : BNDSTX mem,bndreg,reg32 [mrx:      0f 1b /r                          ] NOREX,NOAPX,NOLONG,MIB,MPX,FUTURE */
        /* 355 001(1b) 016 101 : NOREX,NOAPX,NOLONG,MIB,MPX,FUTURE */
        {I_BNDSTX, 3, {MEMORY|RN_L16,BNDREG|RN_L16,REG_GPR|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+70053, 478, 4316},
    /*   4 : BNDSTX mem,bndreg,reg64 [mrx:      0f 1b /r                          ] LONG,MIB,PROT,MPX,X86_64 */
        /* 355 001(1b) 016 101 : LONG,MIB,PROT,MPX,X86_64 */
        {I_BNDSTX, 3, {MEMORY,BNDREG,REG_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+70053, 479, 4317},
};

static const struct itemplate instrux_SHA1MSG1[1] = {
    /*   0 : SHA1MSG1 xmmreg,xmmrm128 [rm:       0f38 c9 /r                        ] SHA,FUTURE */
        /* 356 001(c9) 110 : NOAPX,SHA,FUTURE */
        {I_SHA1MSG1, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+72539, 480, 4320},
};

static const struct itemplate instrux_SHA1MSG2[1] = {
    /*   0 : SHA1MSG2 xmmreg,xmmrm128 [rm:       0f38 ca /r                        ] SHA,FUTURE */
        /* 356 001(ca) 110 : NOAPX,SHA,FUTURE */
        {I_SHA1MSG2, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+72544, 480, 4321},
};

static const struct itemplate instrux_SHA1NEXTE[1] = {
    /*   0 : SHA1NEXTE xmmreg,xmmrm128 [rm:       0f38 c8 /r                        ] SHA,FUTURE */
        /* 356 001(c8) 110 : NOAPX,SHA,FUTURE */
        {I_SHA1NEXTE, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+72549, 480, 4322},
};

static const struct itemplate instrux_SHA1RNDS4[1] = {
    /*   0 : SHA1RNDS4 xmmreg,xmmrm128,imm8 [rmi:      0f3a cc /r ib                     ] SHA,FUTURE */
        /* 357 001(cc) 110 022 : NOAPX,SHA,FUTURE */
        {I_SHA1RNDS4, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+70059, 480, 4323},
};

static const struct itemplate instrux_SHA256MSG1[1] = {
    /*   0 : SHA256MSG1 xmmreg,xmmrm128 [rm:       0f38 cc /r                        ] SHA,FUTURE */
        /* 356 001(cc) 110 : NOAPX,SHA,FUTURE */
        {I_SHA256MSG1, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+72554, 480, 4324},
};

static const struct itemplate instrux_SHA256MSG2[1] = {
    /*   0 : SHA256MSG2 xmmreg,xmmrm128 [rm:       0f38 cd /r                        ] SHA,FUTURE */
        /* 356 001(cd) 110 : NOAPX,SHA,FUTURE */
        {I_SHA256MSG2, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+72559, 480, 4325},
};

static const struct itemplate instrux_SHA256RNDS2[2] = {
    /*   0 : SHA256RNDS2 xmmreg,xmmrm128,xmm0 [rm-:      0f38 cb /r                        ] SHA,FUTURE */
        /* 356 001(cb) 110 : NOAPX,SHA,FUTURE */
        {I_SHA256RNDS2, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,XMMREG|RN_ZERO|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+72564, 480, 4326},
    /*   1 : SHA256RNDS2 xmmreg,xmmrm128 [rm:       0f38 cb /r                        ] SHA,FUTURE */
        /* 356 001(cb) 110 : NOAPX,SHA,FUTURE */
        {I_SHA256RNDS2, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+72564, 480, 4327},
};

static const struct itemplate instrux_VSHA512MSG1[1] = {
    /*   0 : VSHA512MSG1 ymmreg,xmmreg [rm:       vex.256.f2.0f38.w0 cc /r          ] AVX,SHA512,FUTURE */
        /* 270(002 007) 001(cc) 110 : NOAPX,VEX,AVX,SHA512,FUTURE */
        {I_VSHA512MSG1, 2, {YMMREG|RN_L16,XMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64868, 481, 4328},
};

static const struct itemplate instrux_VSHA512MSG2[1] = {
    /*   0 : VSHA512MSG2 ymmreg,ymmreg [rm:       vex.256.f2.0f38.w0 cd /r          ] AVX,SHA512,FUTURE */
        /* 270(002 007) 001(cd) 110 : NOAPX,VEX,AVX,SHA512,FUTURE */
        {I_VSHA512MSG2, 2, {YMMREG|RN_L16,YMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64875, 481, 4329},
};

static const struct itemplate instrux_VSHA512RNDS2[1] = {
    /*   0 : VSHA512RNDS2 ymmreg,ymmreg,xmmreg [rvm:      vex.nds.256.f2.0f38.w0 cb /r      ] AVX,SHA512,FUTURE */
        /* 261(002 007) 001(cb) 120 : NOAPX,VEX,AVX,SHA512,FUTURE */
        {I_VSHA512RNDS2, 3, {YMMREG|RN_L16,YMMREG|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64882, 481, 4330},
};

static const struct itemplate instrux_VSM3MSG1[1] = {
    /*   0 : VSM3MSG1 xmmreg,xmmreg,xmmreg [rvm:      vex.nds.128.p0.0f38.w0 da /r      ] AVX,HSM3,FUTURE */
        /* 261(002 000) 001(da) 120 : NOAPX,VEX,AVX,HSM3,FUTURE */
        {I_VSM3MSG1, 3, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64889, 482, 4333},
};

static const struct itemplate instrux_VSM3MSG2[1] = {
    /*   0 : VSM3MSG2 xmmreg,xmmreg,xmmreg [rvm:      vex.nds.128.66.0f38.w0 da /r      ] AVX,HSM3,FUTURE */
        /* 261(002 001) 001(da) 120 : NOAPX,VEX,AVX,HSM3,FUTURE */
        {I_VSM3MSG2, 3, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64896, 482, 4334},
};

static const struct itemplate instrux_VSM3RNDS2[1] = {
    /*   0 : VSM3RNDS2 xmmreg,xmmreg,xmmreg,imm8 [rvmi:     vex.nds.128.66.0f3a.w0 de /r ib   ] AVX,HSM3,FUTURE */
        /* 261(003 001) 001(de) 120 023 : NOAPX,VEX,AVX,HSM3,FUTURE */
        {I_VSM3RNDS2, 4, {XMMREG|RN_L16,XMMREG|RN_L16,XMMREG|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+54707, 482, 4335},
};

static const struct itemplate instrux_VSM4KEY4[5] = {
    /*   0 : VSM4KEY4 xmmreg,xmmreg,xmmrm128 [rvm:      vex.nds.128.f3.0f38.w0 da /r      ] AVX,HSM4,FUTURE */
        /* 261(002 002) 001(da) 120 : NOAPX,VEX,AVX,HSM4,FUTURE */
        {I_VSM4KEY4, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64903, 483, 4338},
    /*   1 : VSM4KEY4 ymmreg,ymmreg,ymmrm256 [rvm:      vex.nds.256.f3.0f38.w0 da /r      ] AVX,HSM4,FUTURE */
        /* 261(002 006) 001(da) 120 : NOAPX,VEX,AVX,HSM4,FUTURE */
        {I_VSM4KEY4, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64910, 483, 4339},
    /*   2 : VSM4KEY4 xmmreg,xmmreg,xmmrm128 [rvm:      evex.nds.128.f3.0f38.w0 da /r     ] AVX,HSM4,FUTURE */
        /* 241(f2 7e 08) 300 001(da) 120 : EVEX,PROT,AVX,HSM4,FUTURE */
        {I_VSM4KEY4, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, NO_DECORATOR, nasm_bytecodes+29560, 484, 4340},
    /*   3 : VSM4KEY4 ymmreg,ymmreg,ymmrm256 [rvm:      evex.nds.256.f3.0f38.w0 da /r     ] AVX,HSM4,FUTURE */
        /* 241(f2 7e 28) 300 001(da) 120 : EVEX,PROT,AVX,HSM4,FUTURE */
        {I_VSM4KEY4, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, NO_DECORATOR, nasm_bytecodes+29569, 484, 4341},
    /*   4 : VSM4KEY4 zmmreg,zmmreg,zmmrm512 [rvm:      evex.nds.512.f3.0f38.w0 da /r     ] AVX,HSM4,FUTURE */
        /* 241(f2 7e 48) 300 001(da) 120 : EVEX,PROT,AVX,HSM4,FUTURE */
        {I_VSM4KEY4, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, NO_DECORATOR, nasm_bytecodes+29578, 484, 4342},
};

static const struct itemplate instrux_VSM4RNDS4[5] = {
    /*   0 : VSM4RNDS4 xmmreg,xmmreg,xmmrm128 [rvm:      vex.nds.128.f2.0f38.w0 da /r      ] AVX,HSM4,FUTURE */
        /* 261(002 003) 001(da) 120 : NOAPX,VEX,AVX,HSM4,FUTURE */
        {I_VSM4RNDS4, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64917, 483, 4343},
    /*   1 : VSM4RNDS4 ymmreg,ymmreg,ymmrm256 [rvm:      vex.nds.256.f2.0f38.w0 da /r      ] AVX,HSM4,FUTURE */
        /* 261(002 007) 001(da) 120 : NOAPX,VEX,AVX,HSM4,FUTURE */
        {I_VSM4RNDS4, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+64924, 483, 4344},
    /*   2 : VSM4RNDS4 xmmreg,xmmreg,xmmrm128 [rvm:      evex.nds.128.f2.0f38.w0 da /r     ] AVX,HSM4,FUTURE */
        /* 241(f2 7f 08) 300 001(da) 120 : EVEX,PROT,AVX,HSM4,FUTURE */
        {I_VSM4RNDS4, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, NO_DECORATOR, nasm_bytecodes+29587, 484, 4345},
    /*   3 : VSM4RNDS4 ymmreg,ymmreg,ymmrm256 [rvm:      evex.nds.256.f2.0f38.w0 da /r     ] AVX,HSM4,FUTURE */
        /* 241(f2 7f 28) 300 001(da) 120 : EVEX,PROT,AVX,HSM4,FUTURE */
        {I_VSM4RNDS4, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, NO_DECORATOR, nasm_bytecodes+29596, 484, 4346},
    /*   4 : VSM4RNDS4 zmmreg,zmmreg,zmmrm512 [rvm:      evex.nds.512.f2.0f38.w0 da /r     ] AVX,HSM4,FUTURE */
        /* 241(f2 7f 48) 300 001(da) 120 : EVEX,PROT,AVX,HSM4,FUTURE */
        {I_VSM4RNDS4, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, NO_DECORATOR, nasm_bytecodes+29605, 484, 4347},
};

static const struct itemplate instrux_VBCSTNEBF16PS[2] = {
    /*   0 : VBCSTNEBF16PS xmmreg,mem16 [rm:       vex.128.f3.0f38.w0 b1 /r          ] AR0-1,SW,AVXNECONVERT,FUTURE */
        /* 270(002 002) 001(b1) 110 : AR0,AR1,SW,NOAPX,VEX,AVXNECONVERT,FUTURE */
        {I_VBCSTNEBF16PS, 2, {XMMREG|RN_L16,MEMORY|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64931, 485, 4351},
    /*   1 : VBCSTNEBF16PS ymmreg,mem16 [rm:       vex.256.f3.0f38.w0 b1 /r          ] AR0-1,SW,AVXNECONVERT,FUTURE */
        /* 270(002 006) 001(b1) 110 : AR0,AR1,SW,NOAPX,VEX,AVXNECONVERT,FUTURE */
        {I_VBCSTNEBF16PS, 2, {YMMREG|RN_L16,MEMORY|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64938, 485, 4352},
};

static const struct itemplate instrux_VBCSTNEBF162PS[2] = {
    /*   0 : VBCSTNEBF162PS xmmreg,mem16 [rm:       vex.128.f3.0f38.w0 b1 /r          ] AR0-1,SW,AVXNECONVERT,FUTURE */
        /* 270(002 002) 001(b1) 110 : AR0,AR1,SW,NOAPX,VEX,AVXNECONVERT,FUTURE */
        {I_VBCSTNEBF162PS, 2, {XMMREG|RN_L16,MEMORY|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64931, 485, 4353},
    /*   1 : VBCSTNEBF162PS ymmreg,mem16 [rm:       vex.256.f3.0f38.w0 b1 /r          ] AR0-1,SW,AVXNECONVERT,FUTURE */
        /* 270(002 006) 001(b1) 110 : AR0,AR1,SW,NOAPX,VEX,AVXNECONVERT,FUTURE */
        {I_VBCSTNEBF162PS, 2, {YMMREG|RN_L16,MEMORY|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64938, 485, 4354},
};

static const struct itemplate instrux_VBCSTNESH2PS[2] = {
    /*   0 : VBCSTNESH2PS xmmreg,mem16 [rm:       vex.128.66.0f38.w0 b1 /r          ] AR0-1,SW,AVXNECONVERT,FUTURE */
        /* 270(002 001) 001(b1) 110 : AR0,AR1,SW,NOAPX,VEX,AVXNECONVERT,FUTURE */
        {I_VBCSTNESH2PS, 2, {XMMREG|RN_L16,MEMORY|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64945, 485, 4355},
    /*   1 : VBCSTNESH2PS ymmreg,mem16 [rm:       vex.256.66.0f38.w0 b1 /r          ] AR0-1,SW,AVXNECONVERT,FUTURE */
        /* 270(002 005) 001(b1) 110 : AR0,AR1,SW,NOAPX,VEX,AVXNECONVERT,FUTURE */
        {I_VBCSTNESH2PS, 2, {YMMREG|RN_L16,MEMORY|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64952, 485, 4356},
};

static const struct itemplate instrux_VCVTNEEBF162PS[2] = {
    /*   0 : VCVTNEEBF162PS xmmreg,mem128 [rm:       vex.128.f3.0f38.w0 b0 /r          ] AR0-1,SO,AVXNECONVERT,FUTURE */
        /* 270(002 002) 001(b0) 110 : AR0,AR1,SO,NOAPX,VEX,AVXNECONVERT,FUTURE */
        {I_VCVTNEEBF162PS, 2, {XMMREG|RN_L16,MEMORY|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64959, 486, 4357},
    /*   1 : VCVTNEEBF162PS ymmreg,mem256 [rm:       vex.256.f3.0f38.w0 b0 /r          ] AR0-1,SY,AVXNECONVERT,FUTURE */
        /* 270(002 006) 001(b0) 110 : AR0,AR1,SY,NOAPX,VEX,AVXNECONVERT,FUTURE */
        {I_VCVTNEEBF162PS, 2, {YMMREG|RN_L16,MEMORY|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64966, 487, 4358},
};

static const struct itemplate instrux_VCVTNEEPH2PS[2] = {
    /*   0 : VCVTNEEPH2PS xmmreg,mem128 [rm:       vex.128.66.0f38.w0 b0 /r          ] AR0-1,SO,AVXNECONVERT,FUTURE */
        /* 270(002 001) 001(b0) 110 : AR0,AR1,SO,NOAPX,VEX,AVXNECONVERT,FUTURE */
        {I_VCVTNEEPH2PS, 2, {XMMREG|RN_L16,MEMORY|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64973, 486, 4359},
    /*   1 : VCVTNEEPH2PS ymmreg,mem256 [rm:       vex.256.66.0f38.w0 b0 /r          ] AR0-1,SY,AVXNECONVERT,FUTURE */
        /* 270(002 005) 001(b0) 110 : AR0,AR1,SY,NOAPX,VEX,AVXNECONVERT,FUTURE */
        {I_VCVTNEEPH2PS, 2, {YMMREG|RN_L16,MEMORY|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64980, 487, 4360},
};

static const struct itemplate instrux_VCVTNEOBF162PS[2] = {
    /*   0 : VCVTNEOBF162PS xmmreg,mem128 [rm:       vex.128.f2.0f38.w0 b0 /r          ] AR0-1,SO,AVXNECONVERT,FUTURE */
        /* 270(002 003) 001(b0) 110 : AR0,AR1,SO,NOAPX,VEX,AVXNECONVERT,FUTURE */
        {I_VCVTNEOBF162PS, 2, {XMMREG|RN_L16,MEMORY|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64987, 486, 4361},
    /*   1 : VCVTNEOBF162PS ymmreg,mem256 [rm:       vex.256.f2.0f38.w0 b0 /r          ] AR0-1,SY,AVXNECONVERT,FUTURE */
        /* 270(002 007) 001(b0) 110 : AR0,AR1,SY,NOAPX,VEX,AVXNECONVERT,FUTURE */
        {I_VCVTNEOBF162PS, 2, {YMMREG|RN_L16,MEMORY|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+64994, 487, 4362},
};

static const struct itemplate instrux_VCVTNEOPH2PS[2] = {
    /*   0 : VCVTNEOPH2PS xmmreg,mem128 [rm:       vex.128.np.0f38.w0 b0 /r          ] AR0-1,SO,AVXNECONVERT,FUTURE */
        /* 270(002 000) 001(b0) 110 : AR0,AR1,SO,NOAPX,VEX,AVXNECONVERT,FUTURE */
        {I_VCVTNEOPH2PS, 2, {XMMREG|RN_L16,MEMORY|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65001, 486, 4363},
    /*   1 : VCVTNEOPH2PS ymmreg,mem256 [rm:       vex.256.np.0f38.w0 b0 /r          ] AR0-1,SY,AVXNECONVERT,FUTURE */
        /* 270(002 004) 001(b0) 110 : AR0,AR1,SY,NOAPX,VEX,AVXNECONVERT,FUTURE */
        {I_VCVTNEOPH2PS, 2, {YMMREG|RN_L16,MEMORY|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65008, 487, 4364},
};

static const struct itemplate instrux_VCVTNEPS2BF16[5] = {
    /*   0 : VCVTNEPS2BF16 xmmreg,xmmrm128 [rm:       vex.128.f3.0f38.w0 72 /r          ] AR0-1,SO,LATEVEX,AVXNECONVERT,FUTURE */
        /* 270(002 002) 001(72) 110 : AR0,AR1,SO,LATEVEX,NOAPX,VEX,AVXNECONVERT,FUTURE */
        {I_VCVTNEPS2BF16, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65015, 488, 4365},
    /*   1 : VCVTNEPS2BF16 xmmreg,ymmrm256 [rm:       vex.256.f3.0f38.w0 72 /r          ] AR0-1,SY,LATEVEX,AVXNECONVERT,FUTURE */
        /* 270(002 006) 001(72) 110 : AR0,AR1,SY,LATEVEX,NOAPX,VEX,AVXNECONVERT,FUTURE */
        {I_VCVTNEPS2BF16, 2, {XMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65022, 489, 4366},
    /*   2 : VCVTNEPS2BF16 xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.f3.0f38.w0 72 /r         ] AVX512VL,AVX512BF16,FUTURE */
        /* 250(f2 7e 08) 301 001(72) 110 : EVEX,PROT,AVX512VL,AVX512BF16,FUTURE */
        {I_VCVTNEPS2BF16, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45769, 612, 7012},
    /*   3 : VCVTNEPS2BF16 xmmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.f3.0f38.w0 72 /r         ] AVX512VL,AVX512BF16,FUTURE */
        /* 250(f2 7e 28) 301 001(72) 110 : EVEX,PROT,AVX512VL,AVX512BF16,FUTURE */
        {I_VCVTNEPS2BF16, 2, {XMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45778, 612, 7013},
    /*   4 : VCVTNEPS2BF16 ymmreg|mask|z,zmmrm512|b32 [rm:fv:    evex.512.f3.0f38.w0 72 /r         ] AVX512BF16,FUTURE */
        /* 250(f2 7e 48) 301 001(72) 110 : EVEX,PROT,AVX512BF16,FUTURE */
        {I_VCVTNEPS2BF16, 2, {YMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45787, 613, 7014},
};

static const struct itemplate instrux_VPDPBUSD[8] = {
    /*   0 : VPDPBUSD xmmreg,xmmreg,xmmrm128 [rvm:      vex.128.66.0f38.w0 50 /r          ] AR0-2,SO,LATEVEX,AVXVNNI,FUTURE */
        /* 261(002 001) 001(50) 120 : AR0,AR1,AR2,SO,LATEVEX,NOAPX,VEX,AVXVNNI,FUTURE */
        {I_VPDPBUSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65029, 490, 4370},
    /*   1 : VPDPBUSD ymmreg,ymmreg,ymmrm256 [rvm:      vex.256.66.0f38.w0 50 /r          ] AR0-2,SY,LATEVEX,AVXVNNI,FUTURE */
        /* 261(002 005) 001(50) 120 : AR0,AR1,AR2,SY,LATEVEX,NOAPX,VEX,AVXVNNI,FUTURE */
        {I_VPDPBUSD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65036, 491, 4371},
    /*   2 : VPDPBUSD xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.dds.128.66.0f38.w0 50 /r     ] AVX512VL,AVX512VNNI,FUTURE */
        /* 241(f2 7d 08) 301 001(50) 120 : EVEX,PROT,AVX512VL,AVX512VNNI,FUTURE */
        {I_VPDPBUSD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45256, 587, 6928},
    /*   3 : VPDPBUSD xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.dds.128.66.0f38.w0 50 /r     ] ND,AVX512VL,AVX512VNNI,FUTURE */
        /* 240(f2 7d 08) 301 001(50) 110 : EVEX,PROT,AVX512VL,AVX512VNNI,FUTURE */
        {I_VPDPBUSD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45265, 587, 6928},
    /*   4 : VPDPBUSD ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.dds.256.66.0f38.w0 50 /r     ] AVX512VL,AVX512VNNI,FUTURE */
        /* 241(f2 7d 28) 301 001(50) 120 : EVEX,PROT,AVX512VL,AVX512VNNI,FUTURE */
        {I_VPDPBUSD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45274, 587, 6929},
    /*   5 : VPDPBUSD ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.dds.256.66.0f38.w0 50 /r     ] ND,AVX512VL,AVX512VNNI,FUTURE */
        /* 240(f2 7d 28) 301 001(50) 110 : EVEX,PROT,AVX512VL,AVX512VNNI,FUTURE */
        {I_VPDPBUSD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45283, 587, 6929},
    /*   6 : VPDPBUSD zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.dds.512.66.0f38.w0 50 /r     ] AVX512VNNI,FUTURE */
        /* 241(f2 7d 48) 301 001(50) 120 : EVEX,PROT,AVX512VNNI,FUTURE */
        {I_VPDPBUSD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45292, 588, 6930},
    /*   7 : VPDPBUSD zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.dds.512.66.0f38.w0 50 /r     ] ND,AVX512VNNI,FUTURE */
        /* 240(f2 7d 48) 301 001(50) 110 : EVEX,PROT,AVX512VNNI,FUTURE */
        {I_VPDPBUSD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45301, 588, 6930},
};

static const struct itemplate instrux_VPDPBUSDS[8] = {
    /*   0 : VPDPBUSDS xmmreg,xmmreg,xmmrm128 [rvm:      vex.128.66.0f38.w0 51 /r          ] AR0-2,SO,LATEVEX,AVXVNNI,FUTURE */
        /* 261(002 001) 001(51) 120 : AR0,AR1,AR2,SO,LATEVEX,NOAPX,VEX,AVXVNNI,FUTURE */
        {I_VPDPBUSDS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65043, 490, 4372},
    /*   1 : VPDPBUSDS ymmreg,ymmreg,ymmrm256 [rvm:      vex.256.66.0f38.w0 51 /r          ] AR0-2,SY,LATEVEX,AVXVNNI,FUTURE */
        /* 261(002 005) 001(51) 120 : AR0,AR1,AR2,SY,LATEVEX,NOAPX,VEX,AVXVNNI,FUTURE */
        {I_VPDPBUSDS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65050, 491, 4373},
    /*   2 : VPDPBUSDS xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.dds.128.66.0f38.w0 51 /r     ] AVX512VL,AVX512VNNI,FUTURE */
        /* 241(f2 7d 08) 301 001(51) 120 : EVEX,PROT,AVX512VL,AVX512VNNI,FUTURE */
        {I_VPDPBUSDS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45310, 587, 6931},
    /*   3 : VPDPBUSDS xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.dds.128.66.0f38.w0 51 /r     ] ND,AVX512VL,AVX512VNNI,FUTURE */
        /* 240(f2 7d 08) 301 001(51) 110 : EVEX,PROT,AVX512VL,AVX512VNNI,FUTURE */
        {I_VPDPBUSDS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45319, 587, 6931},
    /*   4 : VPDPBUSDS ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.dds.256.66.0f38.w0 51 /r     ] AVX512VL,AVX512VNNI,FUTURE */
        /* 241(f2 7d 28) 301 001(51) 120 : EVEX,PROT,AVX512VL,AVX512VNNI,FUTURE */
        {I_VPDPBUSDS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45328, 587, 6932},
    /*   5 : VPDPBUSDS ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.dds.256.66.0f38.w0 51 /r     ] ND,AVX512VL,AVX512VNNI,FUTURE */
        /* 240(f2 7d 28) 301 001(51) 110 : EVEX,PROT,AVX512VL,AVX512VNNI,FUTURE */
        {I_VPDPBUSDS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45337, 587, 6932},
    /*   6 : VPDPBUSDS zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.dds.512.66.0f38.w0 51 /r     ] AVX512VNNI,FUTURE */
        /* 241(f2 7d 48) 301 001(51) 120 : EVEX,PROT,AVX512VNNI,FUTURE */
        {I_VPDPBUSDS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45346, 588, 6933},
    /*   7 : VPDPBUSDS zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.dds.512.66.0f38.w0 51 /r     ] ND,AVX512VNNI,FUTURE */
        /* 240(f2 7d 48) 301 001(51) 110 : EVEX,PROT,AVX512VNNI,FUTURE */
        {I_VPDPBUSDS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45355, 588, 6933},
};

static const struct itemplate instrux_VPDPWSSD[8] = {
    /*   0 : VPDPWSSD xmmreg,xmmreg,xmmrm128 [rvm:      vex.128.66.0f38.w0 52 /r          ] AR0-2,SO,LATEVEX,AVXVNNI,FUTURE */
        /* 261(002 001) 001(52) 120 : AR0,AR1,AR2,SO,LATEVEX,NOAPX,VEX,AVXVNNI,FUTURE */
        {I_VPDPWSSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65057, 490, 4374},
    /*   1 : VPDPWSSD ymmreg,ymmreg,ymmrm256 [rvm:      vex.256.66.0f38.w0 52 /r          ] AR0-2,SY,LATEVEX,AVXVNNI,FUTURE */
        /* 261(002 005) 001(52) 120 : AR0,AR1,AR2,SY,LATEVEX,NOAPX,VEX,AVXVNNI,FUTURE */
        {I_VPDPWSSD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65064, 491, 4375},
    /*   2 : VPDPWSSD xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.dds.128.66.0f38.w0 52 /r     ] AVX512VL,AVX512VNNI,FUTURE */
        /* 241(f2 7d 08) 301 001(52) 120 : EVEX,PROT,AVX512VL,AVX512VNNI,FUTURE */
        {I_VPDPWSSD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45364, 587, 6934},
    /*   3 : VPDPWSSD xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.dds.128.66.0f38.w0 52 /r     ] ND,AVX512VL,AVX512VNNI,FUTURE */
        /* 240(f2 7d 08) 301 001(52) 110 : EVEX,PROT,AVX512VL,AVX512VNNI,FUTURE */
        {I_VPDPWSSD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45373, 587, 6934},
    /*   4 : VPDPWSSD ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.dds.256.66.0f38.w0 52 /r     ] AVX512VL,AVX512VNNI,FUTURE */
        /* 241(f2 7d 28) 301 001(52) 120 : EVEX,PROT,AVX512VL,AVX512VNNI,FUTURE */
        {I_VPDPWSSD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45382, 587, 6935},
    /*   5 : VPDPWSSD ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.dds.256.66.0f38.w0 52 /r     ] ND,AVX512VL,AVX512VNNI,FUTURE */
        /* 240(f2 7d 28) 301 001(52) 110 : EVEX,PROT,AVX512VL,AVX512VNNI,FUTURE */
        {I_VPDPWSSD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45391, 587, 6935},
    /*   6 : VPDPWSSD zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.dds.512.66.0f38.w0 52 /r     ] AVX512VNNI,FUTURE */
        /* 241(f2 7d 48) 301 001(52) 120 : EVEX,PROT,AVX512VNNI,FUTURE */
        {I_VPDPWSSD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45400, 588, 6936},
    /*   7 : VPDPWSSD zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.dds.512.66.0f38.w0 52 /r     ] ND,AVX512VNNI,FUTURE */
        /* 240(f2 7d 48) 301 001(52) 110 : EVEX,PROT,AVX512VNNI,FUTURE */
        {I_VPDPWSSD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45409, 588, 6936},
};

static const struct itemplate instrux_VPDPWSSDS[8] = {
    /*   0 : VPDPWSSDS xmmreg,xmmreg,xmmrm128 [rvm:      vex.128.66.0f38.w0 53 /r          ] AR0-2,SO,LATEVEX,AVXVNNI,FUTURE */
        /* 261(002 001) 001(53) 120 : AR0,AR1,AR2,SO,LATEVEX,NOAPX,VEX,AVXVNNI,FUTURE */
        {I_VPDPWSSDS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65071, 490, 4376},
    /*   1 : VPDPWSSDS ymmreg,ymmreg,ymmrm256 [rvm:      vex.256.66.0f38.w0 53 /r          ] AR0-2,SY,LATEVEX,AVXVNNI,FUTURE */
        /* 261(002 005) 001(53) 120 : AR0,AR1,AR2,SY,LATEVEX,NOAPX,VEX,AVXVNNI,FUTURE */
        {I_VPDPWSSDS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65078, 491, 4377},
    /*   2 : VPDPWSSDS xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.dds.128.66.0f38.w0 53 /r     ] AVX512VL,AVX512VNNI,FUTURE */
        /* 241(f2 7d 08) 301 001(53) 120 : EVEX,PROT,AVX512VL,AVX512VNNI,FUTURE */
        {I_VPDPWSSDS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45418, 587, 6937},
    /*   3 : VPDPWSSDS xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.dds.128.66.0f38.w0 53 /r     ] ND,AVX512VL,AVX512VNNI,FUTURE */
        /* 240(f2 7d 08) 301 001(53) 110 : EVEX,PROT,AVX512VL,AVX512VNNI,FUTURE */
        {I_VPDPWSSDS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45427, 587, 6937},
    /*   4 : VPDPWSSDS ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.dds.256.66.0f38.w0 53 /r     ] AVX512VL,AVX512VNNI,FUTURE */
        /* 241(f2 7d 28) 301 001(53) 120 : EVEX,PROT,AVX512VL,AVX512VNNI,FUTURE */
        {I_VPDPWSSDS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45436, 587, 6938},
    /*   5 : VPDPWSSDS ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.dds.256.66.0f38.w0 53 /r     ] ND,AVX512VL,AVX512VNNI,FUTURE */
        /* 240(f2 7d 28) 301 001(53) 110 : EVEX,PROT,AVX512VL,AVX512VNNI,FUTURE */
        {I_VPDPWSSDS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45445, 587, 6938},
    /*   6 : VPDPWSSDS zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.dds.512.66.0f38.w0 53 /r     ] AVX512VNNI,FUTURE */
        /* 241(f2 7d 48) 301 001(53) 120 : EVEX,PROT,AVX512VNNI,FUTURE */
        {I_VPDPWSSDS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45454, 588, 6939},
    /*   7 : VPDPWSSDS zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.dds.512.66.0f38.w0 53 /r     ] ND,AVX512VNNI,FUTURE */
        /* 240(f2 7d 48) 301 001(53) 110 : EVEX,PROT,AVX512VNNI,FUTURE */
        {I_VPDPWSSDS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45463, 588, 6939},
};

static const struct itemplate instrux_VPDPBSSD[5] = {
    /*   0 : VPDPBSSD xmmreg,xmmreg,xmmrm128 [rvm:      vex.128.f2.0f38.w0 50 /r          ] AR0-2,SO,LATEVEX,AVX,AVXVNNIINT8,FUTURE */
        /* 261(002 003) 001(50) 120 : AR0,AR1,AR2,SO,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT8,FUTURE */
        {I_VPDPBSSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65085, 492, 4380},
    /*   1 : VPDPBSSD ymmreg,ymmreg,ymmrm256 [rvm:      vex.256.f2.0f38.w0 50 /r          ] AR0-2,SY,LATEVEX,AVX,AVXVNNIINT8,FUTURE */
        /* 261(002 007) 001(50) 120 : AR0,AR1,AR2,SY,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT8,FUTURE */
        {I_VPDPBSSD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65092, 493, 4381},
    /*   2 : VPDPBSSD xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.128.f2.0f38.w0 50 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7f 08) 301 001(50) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPBSSD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50224, 645, 7514},
    /*   3 : VPDPBSSD ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.256.f2.0f38.w0 50 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7f 28) 301 001(50) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPBSSD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50233, 645, 7515},
    /*   4 : VPDPBSSD zmmreg|mask|z,zmmreg,zmmrm512|b32 [rvm:fv:   evex.512.f2.0f38.w0 50 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7f 48) 301 001(50) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPBSSD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50242, 645, 7516},
};

static const struct itemplate instrux_VPDPBSSDS[5] = {
    /*   0 : VPDPBSSDS xmmreg,xmmreg,xmmrm128 [rvm:      vex.128.f2.0f38.w0 51 /r          ] AR0-2,SO,LATEVEX,AVX,AVXVNNIINT8,FUTURE */
        /* 261(002 003) 001(51) 120 : AR0,AR1,AR2,SO,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT8,FUTURE */
        {I_VPDPBSSDS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65099, 492, 4382},
    /*   1 : VPDPBSSDS ymmreg,ymmreg,ymmrm256 [rvm:      vex.256.f2.0f38.w0 51 /r          ] AR0-2,SY,LATEVEX,AVX,AVXVNNIINT8,FUTURE */
        /* 261(002 007) 001(51) 120 : AR0,AR1,AR2,SY,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT8,FUTURE */
        {I_VPDPBSSDS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65106, 493, 4383},
    /*   2 : VPDPBSSDS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.128.f2.0f38.w0 51 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7f 08) 301 001(51) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPBSSDS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50251, 645, 7517},
    /*   3 : VPDPBSSDS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.256.f2.0f38.w0 51 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7f 28) 301 001(51) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPBSSDS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50260, 645, 7518},
    /*   4 : VPDPBSSDS zmmreg|mask|z,zmmreg,zmmrm512|b32 [rvm:fv:   evex.512.f2.0f38.w0 51 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7f 48) 301 001(51) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPBSSDS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50269, 645, 7519},
};

static const struct itemplate instrux_VPDPBSUD[5] = {
    /*   0 : VPDPBSUD xmmreg,xmmreg,xmmrm128 [rvm:      vex.128.f3.0f38.w0 50 /r          ] AR0-2,SO,LATEVEX,AVX,AVXVNNIINT8,FUTURE */
        /* 261(002 002) 001(50) 120 : AR0,AR1,AR2,SO,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT8,FUTURE */
        {I_VPDPBSUD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65113, 492, 4384},
    /*   1 : VPDPBSUD ymmreg,ymmreg,ymmrm256 [rvm:      vex.256.f3.0f38.w0 50 /r          ] AR0-2,SY,LATEVEX,AVX,AVXVNNIINT8,FUTURE */
        /* 261(002 006) 001(50) 120 : AR0,AR1,AR2,SY,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT8,FUTURE */
        {I_VPDPBSUD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65120, 493, 4385},
    /*   2 : VPDPBSUD xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.128.f3.0f38.w0 50 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7e 08) 301 001(50) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPBSUD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50278, 645, 7520},
    /*   3 : VPDPBSUD ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.256.f3.0f38.w0 50 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7e 28) 301 001(50) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPBSUD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50287, 645, 7521},
    /*   4 : VPDPBSUD zmmreg|mask|z,zmmreg,zmmrm512|b32 [rvm:fv:   evex.512.f3.0f38.w0 50 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7e 48) 301 001(50) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPBSUD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50296, 645, 7522},
};

static const struct itemplate instrux_VPDPBSUDS[5] = {
    /*   0 : VPDPBSUDS xmmreg,xmmreg,xmmrm128 [rvm:      vex.128.f3.0f38.w0 51 /r          ] AR0-2,SO,LATEVEX,AVX,AVXVNNIINT8,FUTURE */
        /* 261(002 002) 001(51) 120 : AR0,AR1,AR2,SO,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT8,FUTURE */
        {I_VPDPBSUDS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65127, 492, 4386},
    /*   1 : VPDPBSUDS ymmreg,ymmreg,ymmrm256 [rvm:      vex.256.f3.0f38.w0 51 /r          ] AR0-2,SY,LATEVEX,AVX,AVXVNNIINT8,FUTURE */
        /* 261(002 006) 001(51) 120 : AR0,AR1,AR2,SY,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT8,FUTURE */
        {I_VPDPBSUDS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65134, 493, 4387},
    /*   2 : VPDPBSUDS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.128.f3.0f38.w0 51 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7e 08) 301 001(51) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPBSUDS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50305, 645, 7523},
    /*   3 : VPDPBSUDS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.256.f3.0f38.w0 51 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7e 28) 301 001(51) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPBSUDS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50314, 645, 7524},
    /*   4 : VPDPBSUDS zmmreg|mask|z,zmmreg,zmmrm512|b32 [rvm:fv:   evex.512.f3.0f38.w0 51 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7e 48) 301 001(51) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPBSUDS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50323, 645, 7525},
};

static const struct itemplate instrux_VPDPBUUD[5] = {
    /*   0 : VPDPBUUD xmmreg,xmmreg,xmmrm128 [rvm:      vex.128.np.0f38.w0 50 /r          ] AR0-2,SO,LATEVEX,AVX,AVXVNNIINT8,FUTURE */
        /* 261(002 000) 001(50) 120 : AR0,AR1,AR2,SO,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT8,FUTURE */
        {I_VPDPBUUD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65141, 492, 4388},
    /*   1 : VPDPBUUD ymmreg,ymmreg,ymmrm256 [rvm:      vex.256.np.0f38.w0 50 /r          ] AR0-2,SY,LATEVEX,AVX,AVXVNNIINT8,FUTURE */
        /* 261(002 004) 001(50) 120 : AR0,AR1,AR2,SY,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT8,FUTURE */
        {I_VPDPBUUD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65148, 493, 4389},
    /*   2 : VPDPBUUD xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.128.np.0f38.w0 50 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7c 08) 301 001(50) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPBUUD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50332, 645, 7526},
    /*   3 : VPDPBUUD ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.256.np.0f38.w0 50 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7c 28) 301 001(50) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPBUUD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50341, 645, 7527},
    /*   4 : VPDPBUUD zmmreg|mask|z,zmmreg,zmmrm512|b32 [rvm:fv:   evex.512.np.0f38.w0 50 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7c 48) 301 001(50) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPBUUD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50350, 645, 7528},
};

static const struct itemplate instrux_VPDPBUUDS[5] = {
    /*   0 : VPDPBUUDS xmmreg,xmmreg,xmmrm128 [rvm:      vex.128.np.0f38.w0 51 /r          ] AR0-2,SO,LATEVEX,AVX,AVXVNNIINT8,FUTURE */
        /* 261(002 000) 001(51) 120 : AR0,AR1,AR2,SO,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT8,FUTURE */
        {I_VPDPBUUDS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65155, 492, 4390},
    /*   1 : VPDPBUUDS ymmreg,ymmreg,ymmrm256 [rvm:      vex.256.np.0f38.w0 51 /r          ] AR0-2,SY,LATEVEX,AVX,AVXVNNIINT8,FUTURE */
        /* 261(002 004) 001(51) 120 : AR0,AR1,AR2,SY,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT8,FUTURE */
        {I_VPDPBUUDS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65162, 493, 4391},
    /*   2 : VPDPBUUDS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.128.np.0f38.w0 51 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7c 08) 301 001(51) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPBUUDS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50359, 645, 7529},
    /*   3 : VPDPBUUDS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.256.np.0f38.w0 51 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7c 28) 301 001(51) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPBUUDS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50368, 645, 7530},
    /*   4 : VPDPBUUDS zmmreg|mask|z,zmmreg,zmmrm512|b32 [rvm:fv:   evex.512.np.0f38.w0 51 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7c 48) 301 001(51) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPBUUDS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50377, 645, 7531},
};

static const struct itemplate instrux_VPDPWSUD[5] = {
    /*   0 : VPDPWSUD xmmreg,xmmreg,xmmrm128 [rvm:      vex.128.f3.0f38.w0 d2 /r          ] AR0-2,SO,LATEVEX,AVX,AVXVNNIINT16,FUTURE */
        /* 261(002 002) 001(d2) 120 : AR0,AR1,AR2,SO,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT16,FUTURE */
        {I_VPDPWSUD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65169, 494, 4394},
    /*   1 : VPDPWSUD ymmreg,ymmreg,ymmrm256 [rvm:      vex.256.f3.0f38.w0 d2 /r          ] AR0-2,SY,LATEVEX,AVX,AVXVNNIINT16,FUTURE */
        /* 261(002 006) 001(d2) 120 : AR0,AR1,AR2,SY,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT16,FUTURE */
        {I_VPDPWSUD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65176, 495, 4395},
    /*   2 : VPDPWSUD xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.128.f3.0f38.w0 d2 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7e 08) 301 001(d2) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPWSUD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50386, 645, 7532},
    /*   3 : VPDPWSUD ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.256.f3.0f38.w0 d2 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7e 28) 301 001(d2) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPWSUD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50395, 645, 7533},
    /*   4 : VPDPWSUD zmmreg|mask|z,zmmreg,zmmrm512|b32 [rvm:fv:   evex.512.f3.0f38.w0 d2 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7e 48) 301 001(d2) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPWSUD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50404, 645, 7534},
};

static const struct itemplate instrux_VPDPWSUDS[5] = {
    /*   0 : VPDPWSUDS xmmreg,xmmreg,xmmrm128 [rvm:      vex.128.f3.0f38.w0 d3 /r          ] AR0-2,SO,LATEVEX,AVX,AVXVNNIINT16,FUTURE */
        /* 261(002 002) 001(d3) 120 : AR0,AR1,AR2,SO,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT16,FUTURE */
        {I_VPDPWSUDS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65183, 494, 4396},
    /*   1 : VPDPWSUDS ymmreg,ymmreg,ymmrm256 [rvm:      vex.256.f3.0f38.w0 d3 /r          ] AR0-2,SY,LATEVEX,AVX,AVXVNNIINT16,FUTURE */
        /* 261(002 006) 001(d3) 120 : AR0,AR1,AR2,SY,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT16,FUTURE */
        {I_VPDPWSUDS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65190, 495, 4397},
    /*   2 : VPDPWSUDS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.128.f3.0f38.w0 d3 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7e 08) 301 001(d3) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPWSUDS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50413, 645, 7535},
    /*   3 : VPDPWSUDS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.256.f3.0f38.w0 d3 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7e 28) 301 001(d3) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPWSUDS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50422, 645, 7536},
    /*   4 : VPDPWSUDS zmmreg|mask|z,zmmreg,zmmrm512|b32 [rvm:fv:   evex.512.f3.0f38.w0 d3 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7e 48) 301 001(d3) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPWSUDS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50431, 645, 7537},
};

static const struct itemplate instrux_VPDPWUSD[5] = {
    /*   0 : VPDPWUSD xmmreg,xmmreg,xmmrm128 [rvm:      vex.128.66.0f38.w0 d2 /r          ] AR0-2,SO,LATEVEX,AVX,AVXVNNIINT16,FUTURE */
        /* 261(002 001) 001(d2) 120 : AR0,AR1,AR2,SO,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT16,FUTURE */
        {I_VPDPWUSD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65197, 494, 4398},
    /*   1 : VPDPWUSD ymmreg,ymmreg,ymmrm256 [rvm:      vex.256.66.0f38.w0 d2 /r          ] AR0-2,SY,LATEVEX,AVX,AVXVNNIINT16,FUTURE */
        /* 261(002 005) 001(d2) 120 : AR0,AR1,AR2,SY,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT16,FUTURE */
        {I_VPDPWUSD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65204, 495, 4399},
    /*   2 : VPDPWUSD xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.128.66.0f38.w0 d2 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7d 08) 301 001(d2) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPWUSD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50440, 645, 7538},
    /*   3 : VPDPWUSD ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.256.66.0f38.w0 d2 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7d 28) 301 001(d2) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPWUSD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50449, 645, 7539},
    /*   4 : VPDPWUSD zmmreg|mask|z,zmmreg,zmmrm512|b32 [rvm:fv:   evex.512.66.0f38.w0 d2 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7d 48) 301 001(d2) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPWUSD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50458, 645, 7540},
};

static const struct itemplate instrux_VPDPWUSDS[5] = {
    /*   0 : VPDPWUSDS xmmreg,xmmreg,xmmrm128 [rvm:      vex.128.66.0f38.w0 d3 /r          ] AR0-2,SO,LATEVEX,AVX,AVXVNNIINT16,FUTURE */
        /* 261(002 001) 001(d3) 120 : AR0,AR1,AR2,SO,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT16,FUTURE */
        {I_VPDPWUSDS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65211, 494, 4400},
    /*   1 : VPDPWUSDS ymmreg,ymmreg,ymmrm256 [rvm:      vex.256.66.0f38.w0 d3 /r          ] AR0-2,SY,LATEVEX,AVX,AVXVNNIINT16,FUTURE */
        /* 261(002 005) 001(d3) 120 : AR0,AR1,AR2,SY,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT16,FUTURE */
        {I_VPDPWUSDS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65218, 495, 4401},
    /*   2 : VPDPWUSDS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.128.66.0f38.w0 d3 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7d 08) 301 001(d3) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPWUSDS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50467, 645, 7541},
    /*   3 : VPDPWUSDS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.256.66.0f38.w0 d3 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7d 28) 301 001(d3) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPWUSDS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50476, 645, 7542},
    /*   4 : VPDPWUSDS zmmreg|mask|z,zmmreg,zmmrm512|b32 [rvm:fv:   evex.512.66.0f38.w0 d3 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7d 48) 301 001(d3) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPWUSDS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50485, 645, 7543},
};

static const struct itemplate instrux_VPDPWUUD[5] = {
    /*   0 : VPDPWUUD xmmreg,xmmreg,xmmrm128 [rvm:      vex.128.np.0f38.w0 d2 /r          ] AR0-2,SO,LATEVEX,AVX,AVXVNNIINT16,FUTURE */
        /* 261(002 000) 001(d2) 120 : AR0,AR1,AR2,SO,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT16,FUTURE */
        {I_VPDPWUUD, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65225, 494, 4402},
    /*   1 : VPDPWUUD ymmreg,ymmreg,ymmrm256 [rvm:      vex.256.np.0f38.w0 d2 /r          ] AR0-2,SY,LATEVEX,AVX,AVXVNNIINT16,FUTURE */
        /* 261(002 004) 001(d2) 120 : AR0,AR1,AR2,SY,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT16,FUTURE */
        {I_VPDPWUUD, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65232, 495, 4403},
    /*   2 : VPDPWUUD xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.128.np.0f38.w0 d2 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7c 08) 301 001(d2) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPWUUD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50494, 645, 7544},
    /*   3 : VPDPWUUD ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.256.np.0f38.w0 d2 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7c 28) 301 001(d2) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPWUUD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50503, 645, 7545},
    /*   4 : VPDPWUUD zmmreg|mask|z,zmmreg,zmmrm512|b32 [rvm:fv:   evex.512.np.0f38.w0 d2 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7c 48) 301 001(d2) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPWUUD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50512, 645, 7546},
};

static const struct itemplate instrux_VPDPWUUDS[5] = {
    /*   0 : VPDPWUUDS xmmreg,xmmreg,xmmrm128 [rvm:      vex.128.np.0f38.w0 d3 /r          ] AR0-2,SO,LATEVEX,AVX,AVXVNNIINT16,FUTURE */
        /* 261(002 000) 001(d3) 120 : AR0,AR1,AR2,SO,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT16,FUTURE */
        {I_VPDPWUUDS, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65239, 494, 4404},
    /*   1 : VPDPWUUDS ymmreg,ymmreg,ymmrm256 [rvm:      vex.256.np.0f38.w0 d3 /r          ] AR0-2,SY,LATEVEX,AVX,AVXVNNIINT16,FUTURE */
        /* 261(002 004) 001(d3) 120 : AR0,AR1,AR2,SY,LATEVEX,NOAPX,VEX,AVX,AVXVNNIINT16,FUTURE */
        {I_VPDPWUUDS, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65246, 495, 4405},
    /*   2 : VPDPWUUDS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.128.np.0f38.w0 d3 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7c 08) 301 001(d3) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPWUUDS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50521, 645, 7547},
    /*   3 : VPDPWUUDS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.256.np.0f38.w0 d3 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7c 28) 301 001(d3) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPWUUDS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50530, 645, 7548},
    /*   4 : VPDPWUUDS zmmreg|mask|z,zmmreg,zmmrm512|b32 [rvm:fv:   evex.512.np.0f38.w0 d3 /r         ] AVX10_2,AVX10_VNNIINT,FUTURE */
        /* 241(f2 7c 48) 301 001(d3) 120 : EVEX,PROT,AVX10_2,AVX10_VNNIINT,FUTURE */
        {I_VPDPWUUDS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50539, 645, 7549},
};

static const struct itemplate instrux_VPMADD52HUQ[5] = {
    /*   0 : VPMADD52HUQ xmmreg,xmmreg,xmmrm128 [rvm:      vex.128.66.0f38.w1 b5 /r          ] AR0-2,SO,LATEVEX,AVXIFMA,FUTURE */
        /* 261(002 201) 001(b5) 120 : AR0,AR1,AR2,SO,LATEVEX,NOAPX,VEX,AVXIFMA,FUTURE */
        {I_VPMADD52HUQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65253, 496, 4409},
    /*   1 : VPMADD52HUQ ymmreg,ymmreg,ymmrm256 [rvm:      vex.256.66.0f38.w1 b5 /r          ] AR0-2,SY,LATEVEX,AVXIFMA,FUTURE */
        /* 261(002 205) 001(b5) 120 : AR0,AR1,AR2,SY,LATEVEX,NOAPX,VEX,AVXIFMA,FUTURE */
        {I_VPMADD52HUQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65260, 497, 4410},
    /*   2 : VPMADD52HUQ xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 b5 /r     ] AVX512VL,AVX512IFMA,FUTURE */
        /* 241(f2 fd 08) 301 001(b5) 120 : EVEX,PROT,AVX512VL,AVX512IFMA,FUTURE */
        {I_VPMADD52HUQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+38065, 560, 6207},
    /*   3 : VPMADD52HUQ ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 b5 /r     ] AVX512VL,AVX512IFMA,FUTURE */
        /* 241(f2 fd 28) 301 001(b5) 120 : EVEX,PROT,AVX512VL,AVX512IFMA,FUTURE */
        {I_VPMADD52HUQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+38074, 560, 6208},
    /*   4 : VPMADD52HUQ zmmreg|mask|z,zmmreg,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 b5 /r     ] AVX512IFMA,FUTURE */
        /* 241(f2 fd 48) 301 001(b5) 120 : EVEX,PROT,AVX512IFMA,FUTURE */
        {I_VPMADD52HUQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+38083, 561, 6209},
};

static const struct itemplate instrux_VPMADD52LUQ[5] = {
    /*   0 : VPMADD52LUQ xmmreg,xmmreg,xmmrm128 [rvm:      vex.128.66.0f38.w1 b4 /r          ] AR0-2,SO,LATEVEX,AVXIFMA,FUTURE */
        /* 261(002 201) 001(b4) 120 : AR0,AR1,AR2,SO,LATEVEX,NOAPX,VEX,AVXIFMA,FUTURE */
        {I_VPMADD52LUQ, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65267, 496, 4411},
    /*   1 : VPMADD52LUQ ymmreg,ymmreg,ymmrm256 [rvm:      vex.256.66.0f38.w1 b4 /r          ] AR0-2,SY,LATEVEX,AVXIFMA,FUTURE */
        /* 261(002 205) 001(b4) 120 : AR0,AR1,AR2,SY,LATEVEX,NOAPX,VEX,AVXIFMA,FUTURE */
        {I_VPMADD52LUQ, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65274, 497, 4412},
    /*   2 : VPMADD52LUQ xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 b4 /r     ] AVX512VL,AVX512IFMA,FUTURE */
        /* 241(f2 fd 08) 301 001(b4) 120 : EVEX,PROT,AVX512VL,AVX512IFMA,FUTURE */
        {I_VPMADD52LUQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+38092, 560, 6210},
    /*   3 : VPMADD52LUQ ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 b4 /r     ] AVX512VL,AVX512IFMA,FUTURE */
        /* 241(f2 fd 28) 301 001(b4) 120 : EVEX,PROT,AVX512VL,AVX512IFMA,FUTURE */
        {I_VPMADD52LUQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+38101, 560, 6211},
    /*   4 : VPMADD52LUQ zmmreg|mask|z,zmmreg,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 b4 /r     ] AVX512IFMA,FUTURE */
        /* 241(f2 fd 48) 301 001(b4) 120 : EVEX,PROT,AVX512IFMA,FUTURE */
        {I_VPMADD52LUQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+38110, 561, 6212},
};

static const struct itemplate instrux_KMOVB[10] = {
    /*   0 : KMOVB kreg8,krm8 [rm:       vex.l0.0f.ko8 90 /r              ] ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(90) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KMOVB, 2, {OPMASKREG|BITS8|RN_L16,RM_OPMASK|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65281, 498, 4415},
    /*   1 : KMOVB kreg8,krm8 [rm:       evex.l0.0f.ko8 90 /r              ] ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(90) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KMOVB, 2, {OPMASKREG|BITS8,RM_OPMASK|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29614, 499, 4415},
    /*   2 : KMOVB mem8,kreg8 [mr:       vex.l0.0f.ko8 91 /r              ] ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(91) 101 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KMOVB, 2, {MEMORY|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65309, 498, 4431},
    /*   3 : KMOVB mem8,kreg8 [mr:       evex.l0.0f.ko8 91 /r              ] ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(91) 101 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KMOVB, 2, {MEMORY|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29650, 499, 4431},
    /*   4 : KMOVB kreg8,reg32 [rm:       vex.l0.0f.66.w0 92 /r            ] ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(92) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KMOVB, 2, {OPMASKREG|BITS8|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65365, 498, 4463},
    /*   5 : KMOVB kreg8,reg32 [rm:       evex.l0.0f.66.w0 92 /r            ] ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KMOVB, 2, {OPMASKREG|BITS8,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29722, 499, 4463},
    /*   6 : KMOVB kreg8,reg8 [rm:       vex.l0.0f.66.w0 92 /r            ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(92) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KMOVB, 2, {OPMASKREG|BITS8|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65365, 498, 4467},
    /*   7 : KMOVB kreg8,reg8 [rm:       evex.l0.0f.66.w0 92 /r            ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KMOVB, 2, {OPMASKREG|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29722, 499, 4467},
    /*   8 : KMOVB reg32,kreg8 [rm:       vex.l0.0f.66.w0 93 /r            ] ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(93) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KMOVB, 2, {REG_GPR|BITS32|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65379, 498, 4479},
    /*   9 : KMOVB reg32,kreg8 [rm:       evex.l0.0f.66.w0 93 /r            ] ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(93) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KMOVB, 2, {REG_GPR|BITS32,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29740, 499, 4479},
};

static const struct itemplate instrux_KMOVW[10] = {
    /*   0 : KMOVW kreg16,krm16 [rm:       vex.l0.0f.ko16 90 /r             ] ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(90) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KMOVW, 2, {OPMASKREG|BITS16|RN_L16,RM_OPMASK|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65288, 500, 4416},
    /*   1 : KMOVW kreg16,krm16 [rm:       evex.l0.0f.ko16 90 /r             ] ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(90) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KMOVW, 2, {OPMASKREG|BITS16,RM_OPMASK|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29623, 501, 4416},
    /*   2 : KMOVW mem16,kreg16 [mr:       vex.l0.0f.ko16 91 /r             ] ZU,AVX512DQ,FUTURE */
        /* 270(001 000) 001(91) 101 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KMOVW, 2, {MEMORY|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65316, 498, 4432},
    /*   3 : KMOVW mem16,kreg16 [mr:       evex.l0.0f.ko16 91 /r             ] ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(91) 101 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KMOVW, 2, {MEMORY|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29659, 499, 4432},
    /*   4 : KMOVW kreg16,reg32 [rm:       vex.l0.0f.np.w0 92 /r            ] ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(92) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KMOVW, 2, {OPMASKREG|BITS16|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65372, 500, 4471},
    /*   5 : KMOVW kreg16,reg32 [rm:       evex.l0.0f.np.w0 92 /r            ] ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KMOVW, 2, {OPMASKREG|BITS16,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29731, 501, 4471},
    /*   6 : KMOVW kreg16,reg16 [rm:       vex.l0.0f.np.w0 92 /r            ] ND,ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(92) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KMOVW, 2, {OPMASKREG|BITS16|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65372, 500, 4475},
    /*   7 : KMOVW kreg16,reg16 [rm:       evex.l0.0f.np.w0 92 /r            ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KMOVW, 2, {OPMASKREG|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29731, 501, 4475},
    /*   8 : KMOVW reg32,kreg16 [rm:       vex.l0.0f.np.w0 93 /r            ] ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(93) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KMOVW, 2, {REG_GPR|BITS32|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65386, 500, 4483},
    /*   9 : KMOVW reg32,kreg16 [rm:       evex.l0.0f.np.w0 93 /r            ] ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(93) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KMOVW, 2, {REG_GPR|BITS32,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29749, 501, 4483},
};

static const struct itemplate instrux_KMOVD[8] = {
    /*   0 : KMOVD kreg32,krm32 [rm:       vex.l0.0f.ko32 90 /r             ] ZU,AVX512BW,FUTURE */
        /* 270(001 201) 001(90) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KMOVD, 2, {OPMASKREG|BITS32|RN_L16,RM_OPMASK|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65295, 502, 4417},
    /*   1 : KMOVD kreg32,krm32 [rm:       evex.l0.0f.ko32 90 /r             ] ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(90) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KMOVD, 2, {OPMASKREG|BITS32,RM_OPMASK|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29632, 503, 4417},
    /*   2 : KMOVD mem32,kreg32 [mr:       vex.l0.0f.ko32 91 /r             ] ZU,AVX512BW,FUTURE */
        /* 270(001 201) 001(91) 101 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KMOVD, 2, {MEMORY|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65323, 502, 4433},
    /*   3 : KMOVD mem32,kreg32 [mr:       evex.l0.0f.ko32 91 /r             ] ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(91) 101 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KMOVD, 2, {MEMORY|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29668, 503, 4433},
    /*   4 : KMOVD kreg32,reg32 [rm:       vex.l0.0f.f2.w0 92 /r            ] ZU,AVX512BW,FUTURE */
        /* 270(001 003) 001(92) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KMOVD, 2, {OPMASKREG|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65337, 502, 4447},
    /*   5 : KMOVD kreg32,reg32 [rm:       evex.l0.0f.f2.w0 92 /r            ] ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 7f 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KMOVD, 2, {OPMASKREG|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29686, 503, 4447},
    /*   6 : KMOVD reg32,kreg32 [rm:       vex.l0.0f.f2.w0 93 /r            ] ZU,AVX512BW,FUTURE */
        /* 270(001 003) 001(93) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KMOVD, 2, {REG_GPR|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65351, 502, 4455},
    /*   7 : KMOVD reg32,kreg32 [rm:       evex.l0.0f.f2.w0 93 /r            ] ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 7f 08) 300 001(93) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KMOVD, 2, {REG_GPR|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29704, 503, 4455},
};

static const struct itemplate instrux_KMOVQ[8] = {
    /*   0 : KMOVQ kreg64,krm64 [rm:       vex.l0.0f.ko64 90 /r             ] ZU,AVX512BW,FUTURE */
        /* 270(001 200) 001(90) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KMOVQ, 2, {OPMASKREG|BITS64|RN_L16,RM_OPMASK|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65302, 502, 4418},
    /*   1 : KMOVQ kreg64,krm64 [rm:       evex.l0.0f.ko64 90 /r             ] ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(90) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KMOVQ, 2, {OPMASKREG|BITS64,RM_OPMASK|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29641, 503, 4418},
    /*   2 : KMOVQ mem64,kreg64 [mr:       vex.l0.0f.ko64 91 /r             ] ZU,AVX512BW,FUTURE */
        /* 270(001 200) 001(91) 101 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KMOVQ, 2, {MEMORY|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65330, 502, 4434},
    /*   3 : KMOVQ mem64,kreg64 [mr:       evex.l0.0f.ko64 91 /r             ] ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(91) 101 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KMOVQ, 2, {MEMORY|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29677, 503, 4434},
    /*   4 : KMOVQ kreg64,reg64 [rm:       vex.l0.0f.f2.w1 92 /r            ] ZU,LONG,PROT,AVX512BW,X86_64 */
        /* 270(001 203) 001(92) 110 : NOAPX,ZU,LONG,VEX,PROT,AVX512BW,X86_64 */
        {I_KMOVQ, 2, {OPMASKREG|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65344, 504, 4448},
    /*   5 : KMOVQ kreg64,reg64 [rm:       evex.l0.0f.f2.w1 92 /r            ] ZU,LONG,PROT,AVX512BW,X86_64,APX */
        /* 250(f1 ff 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,X86_64 */
        {I_KMOVQ, 2, {OPMASKREG|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29695, 505, 4448},
    /*   6 : KMOVQ reg64,kreg64 [rm:       vex.l0.0f.f2.w1 93 /r            ] ZU,LONG,PROT,AVX512BW,X86_64 */
        /* 270(001 203) 001(93) 110 : NOAPX,ZU,LONG,VEX,PROT,AVX512BW,X86_64 */
        {I_KMOVQ, 2, {REG_GPR|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65358, 504, 4456},
    /*   7 : KMOVQ reg64,kreg64 [rm:       evex.l0.0f.f2.w1 93 /r            ] ZU,LONG,PROT,AVX512BW,X86_64,APX */
        /* 250(f1 ff 08) 300 001(93) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,X86_64 */
        {I_KMOVQ, 2, {REG_GPR|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29713, 505, 4456},
};

static const struct itemplate instrux_KMOV[36] = {
    /*   0 : KMOV kreg8,krm8 [rm:       vex.l0.0f.ko8 90 /r              ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(90) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KMOV, 2, {OPMASKREG|BITS8|RN_L16,RM_OPMASK|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65281, 498, 4419},
    /*   1 : KMOV kreg8,krm8 [rm:       evex.l0.0f.ko8 90 /r              ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(90) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KMOV, 2, {OPMASKREG|BITS8,RM_OPMASK|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29614, 499, 4419},
    /*   2 : KMOV kreg16,krm16 [rm:       vex.l0.0f.ko16 90 /r             ] ND,ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(90) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KMOV, 2, {OPMASKREG|BITS16|RN_L16,RM_OPMASK|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65288, 500, 4420},
    /*   3 : KMOV kreg16,krm16 [rm:       evex.l0.0f.ko16 90 /r             ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(90) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KMOV, 2, {OPMASKREG|BITS16,RM_OPMASK|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29623, 501, 4420},
    /*   4 : KMOV kreg32,krm32 [rm:       vex.l0.0f.ko32 90 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 201) 001(90) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KMOV, 2, {OPMASKREG|BITS32|RN_L16,RM_OPMASK|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65295, 502, 4421},
    /*   5 : KMOV kreg32,krm32 [rm:       evex.l0.0f.ko32 90 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(90) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KMOV, 2, {OPMASKREG|BITS32,RM_OPMASK|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29632, 503, 4421},
    /*   6 : KMOV kreg64,krm64 [rm:       vex.l0.0f.ko64 90 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 200) 001(90) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KMOV, 2, {OPMASKREG|BITS64|RN_L16,RM_OPMASK|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65302, 502, 4422},
    /*   7 : KMOV kreg64,krm64 [rm:       evex.l0.0f.ko64 90 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(90) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KMOV, 2, {OPMASKREG|BITS64,RM_OPMASK|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29641, 503, 4422},
    /*   8 : KMOV mem8,kreg8 [mr:       vex.l0.0f.ko8 91 /r              ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(91) 101 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KMOV, 2, {MEMORY|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65309, 498, 4435},
    /*   9 : KMOV mem8,kreg8 [mr:       evex.l0.0f.ko8 91 /r              ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(91) 101 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KMOV, 2, {MEMORY|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29650, 499, 4435},
    /*  10 : KMOV mem16,kreg16 [mr:       vex.l0.0f.ko16 91 /r             ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 000) 001(91) 101 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KMOV, 2, {MEMORY|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65316, 498, 4436},
    /*  11 : KMOV mem16,kreg16 [mr:       evex.l0.0f.ko16 91 /r             ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(91) 101 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KMOV, 2, {MEMORY|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29659, 499, 4436},
    /*  12 : KMOV mem32,kreg32 [mr:       vex.l0.0f.ko32 91 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 201) 001(91) 101 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KMOV, 2, {MEMORY|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65323, 502, 4437},
    /*  13 : KMOV mem32,kreg32 [mr:       evex.l0.0f.ko32 91 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(91) 101 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KMOV, 2, {MEMORY|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29668, 503, 4437},
    /*  14 : KMOV mem64,kreg64 [mr:       vex.l0.0f.ko64 91 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 200) 001(91) 101 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KMOV, 2, {MEMORY|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65330, 502, 4438},
    /*  15 : KMOV mem64,kreg64 [mr:       evex.l0.0f.ko64 91 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(91) 101 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KMOV, 2, {MEMORY|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29677, 503, 4438},
    /*  16 : KMOV kreg32,reg32 [rm:       vex.l0.0f.f2.w0 92 /r            ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 003) 001(92) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KMOV, 2, {OPMASKREG|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65337, 502, 4449},
    /*  17 : KMOV kreg32,reg32 [rm:       evex.l0.0f.f2.w0 92 /r            ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 7f 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KMOV, 2, {OPMASKREG|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29686, 503, 4449},
    /*  18 : KMOV kreg64,reg64 [rm:       vex.l0.0f.f2.w1 92 /r            ] ND,ZU,LONG,PROT,AVX512BW,X86_64 */
        /* 270(001 203) 001(92) 110 : NOAPX,ZU,LONG,VEX,PROT,AVX512BW,X86_64 */
        {I_KMOV, 2, {OPMASKREG|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65344, 504, 4450},
    /*  19 : KMOV kreg64,reg64 [rm:       evex.l0.0f.f2.w1 92 /r            ] ND,ZU,LONG,PROT,AVX512BW,X86_64,APX */
        /* 250(f1 ff 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,X86_64 */
        {I_KMOV, 2, {OPMASKREG|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29695, 505, 4450},
    /*  20 : KMOV reg32,kreg32 [rm:       vex.l0.0f.f2.w0 93 /r            ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 003) 001(93) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KMOV, 2, {REG_GPR|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65351, 502, 4457},
    /*  21 : KMOV reg32,kreg32 [rm:       evex.l0.0f.f2.w0 93 /r            ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 7f 08) 300 001(93) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KMOV, 2, {REG_GPR|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29704, 503, 4457},
    /*  22 : KMOV reg64,kreg64 [rm:       vex.l0.0f.f2.w1 93 /r            ] ND,ZU,LONG,PROT,AVX512BW,X86_64 */
        /* 270(001 203) 001(93) 110 : NOAPX,ZU,LONG,VEX,PROT,AVX512BW,X86_64 */
        {I_KMOV, 2, {REG_GPR|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65358, 504, 4458},
    /*  23 : KMOV reg64,kreg64 [rm:       evex.l0.0f.f2.w1 93 /r            ] ND,ZU,LONG,PROT,AVX512BW,X86_64,APX */
        /* 250(f1 ff 08) 300 001(93) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,X86_64 */
        {I_KMOV, 2, {REG_GPR|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29713, 505, 4458},
    /*  24 : KMOV kreg8,reg32 [rm:       vex.l0.0f.66.w0 92 /r            ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(92) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KMOV, 2, {OPMASKREG|BITS8|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65365, 498, 4464},
    /*  25 : KMOV kreg8,reg32 [rm:       evex.l0.0f.66.w0 92 /r            ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KMOV, 2, {OPMASKREG|BITS8,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29722, 499, 4464},
    /*  26 : KMOV kreg8,reg8 [rm:       vex.l0.0f.66.w0 92 /r            ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(92) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KMOV, 2, {OPMASKREG|BITS8|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65365, 498, 4468},
    /*  27 : KMOV kreg8,reg8 [rm:       evex.l0.0f.66.w0 92 /r            ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KMOV, 2, {OPMASKREG|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29722, 499, 4468},
    /*  28 : KMOV kreg16,reg32 [rm:       vex.l0.0f.np.w0 92 /r            ] ND,ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(92) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KMOV, 2, {OPMASKREG|BITS16|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65372, 500, 4472},
    /*  29 : KMOV kreg16,reg32 [rm:       evex.l0.0f.np.w0 92 /r            ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KMOV, 2, {OPMASKREG|BITS16,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29731, 501, 4472},
    /*  30 : KMOV kreg16,reg16 [rm:       vex.l0.0f.np.w0 92 /r            ] ND,ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(92) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KMOV, 2, {OPMASKREG|BITS16|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65372, 500, 4476},
    /*  31 : KMOV kreg16,reg16 [rm:       evex.l0.0f.np.w0 92 /r            ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KMOV, 2, {OPMASKREG|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29731, 501, 4476},
    /*  32 : KMOV reg32,kreg8 [rm:       vex.l0.0f.66.w0 93 /r            ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(93) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KMOV, 2, {REG_GPR|BITS32|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65379, 498, 4480},
    /*  33 : KMOV reg32,kreg8 [rm:       evex.l0.0f.66.w0 93 /r            ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(93) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KMOV, 2, {REG_GPR|BITS32,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29740, 499, 4480},
    /*  34 : KMOV reg32,kreg16 [rm:       vex.l0.0f.np.w0 93 /r            ] ND,ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(93) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KMOV, 2, {REG_GPR|BITS32|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65386, 500, 4484},
    /*  35 : KMOV reg32,kreg16 [rm:       evex.l0.0f.np.w0 93 /r            ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(93) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KMOV, 2, {REG_GPR|BITS32,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29749, 501, 4484},
};

static const struct itemplate instrux_MOVB[10] = {
    /*   0 : MOVB kreg8,krm8 [rm:       vex.l0.0f.ko8 90 /r              ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(90) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_MOVB, 2, {OPMASKREG|BITS8|RN_L16,RM_OPMASK|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65281, 498, 4423},
    /*   1 : MOVB kreg8,krm8 [rm:       evex.l0.0f.ko8 90 /r              ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(90) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_MOVB, 2, {OPMASKREG|BITS8,RM_OPMASK|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29614, 499, 4423},
    /*   2 : MOVB mem8,kreg8 [mr:       vex.l0.0f.ko8 91 /r              ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(91) 101 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_MOVB, 2, {MEMORY|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65309, 498, 4439},
    /*   3 : MOVB mem8,kreg8 [mr:       evex.l0.0f.ko8 91 /r              ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(91) 101 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_MOVB, 2, {MEMORY|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29650, 499, 4439},
    /*   4 : MOVB kreg8,reg32 [rm:       vex.l0.0f.66.w0 92 /r            ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(92) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_MOVB, 2, {OPMASKREG|BITS8|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65365, 498, 4465},
    /*   5 : MOVB kreg8,reg32 [rm:       evex.l0.0f.66.w0 92 /r            ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_MOVB, 2, {OPMASKREG|BITS8,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29722, 499, 4465},
    /*   6 : MOVB kreg8,reg8 [rm:       vex.l0.0f.66.w0 92 /r            ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(92) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_MOVB, 2, {OPMASKREG|BITS8|RN_L16,REG_GPR|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65365, 498, 4469},
    /*   7 : MOVB kreg8,reg8 [rm:       evex.l0.0f.66.w0 92 /r            ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_MOVB, 2, {OPMASKREG|BITS8,REG_GPR|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29722, 499, 4469},
    /*   8 : MOVB reg32,kreg8 [rm:       vex.l0.0f.66.w0 93 /r            ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(93) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_MOVB, 2, {REG_GPR|BITS32|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65379, 498, 4481},
    /*   9 : MOVB reg32,kreg8 [rm:       evex.l0.0f.66.w0 93 /r            ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(93) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_MOVB, 2, {REG_GPR|BITS32,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29740, 499, 4481},
};

static const struct itemplate instrux_MOVW[10] = {
    /*   0 : MOVW kreg16,krm16 [rm:       vex.l0.0f.ko16 90 /r             ] ND,ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(90) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_MOVW, 2, {OPMASKREG|BITS16|RN_L16,RM_OPMASK|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65288, 500, 4424},
    /*   1 : MOVW kreg16,krm16 [rm:       evex.l0.0f.ko16 90 /r             ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(90) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_MOVW, 2, {OPMASKREG|BITS16,RM_OPMASK|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29623, 501, 4424},
    /*   2 : MOVW mem16,kreg16 [mr:       vex.l0.0f.ko16 91 /r             ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 000) 001(91) 101 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_MOVW, 2, {MEMORY|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65316, 498, 4440},
    /*   3 : MOVW mem16,kreg16 [mr:       evex.l0.0f.ko16 91 /r             ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(91) 101 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_MOVW, 2, {MEMORY|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29659, 499, 4440},
    /*   4 : MOVW kreg16,reg32 [rm:       vex.l0.0f.np.w0 92 /r            ] ND,ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(92) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_MOVW, 2, {OPMASKREG|BITS16|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65372, 500, 4473},
    /*   5 : MOVW kreg16,reg32 [rm:       evex.l0.0f.np.w0 92 /r            ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_MOVW, 2, {OPMASKREG|BITS16,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29731, 501, 4473},
    /*   6 : MOVW kreg16,reg16 [rm:       vex.l0.0f.np.w0 92 /r            ] ND,ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(92) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_MOVW, 2, {OPMASKREG|BITS16|RN_L16,REG_GPR|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65372, 500, 4477},
    /*   7 : MOVW kreg16,reg16 [rm:       evex.l0.0f.np.w0 92 /r            ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(92) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_MOVW, 2, {OPMASKREG|BITS16,REG_GPR|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29731, 501, 4477},
    /*   8 : MOVW reg32,kreg16 [rm:       vex.l0.0f.np.w0 93 /r            ] ND,ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(93) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_MOVW, 2, {REG_GPR|BITS32|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65386, 500, 4485},
    /*   9 : MOVW reg32,kreg16 [rm:       evex.l0.0f.np.w0 93 /r            ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(93) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_MOVW, 2, {REG_GPR|BITS32,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29749, 501, 4485},
};

static const struct itemplate instrux_KADDB[4] = {
    /*   0 : KADDB kreg8,kreg8*,kreg8 [rvm:      vex.l1.0f.ko8 4a /r              ] ZU,AVX512DQ,FUTURE */
        /* 261(001 005) 001(4a) 120 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KADDB, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65393, 498, 4488},
    /*   1 : KADDB kreg8,kreg8*,kreg8 [rvm:      evex.l1.0f.ko8 4a /r              ] ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(4a) 120 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KADDB, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+29758, 499, 4488},
    /*   2 : KADDB kreg8,kreg8 [r+vm:      vex.l1.0f.ko8 4a /r              ] ND,ZU,AVX512DQ,FUTURE */
        /* 260(001 005) 001(4a) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KADDB, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65400, 498, 4488},
    /*   3 : KADDB kreg8,kreg8 [r+vm:      evex.l1.0f.ko8 4a /r              ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(4a) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KADDB, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29767, 499, 4488},
};

static const struct itemplate instrux_KADDW[4] = {
    /*   0 : KADDW kreg16,kreg16*,kreg16 [rvm:      vex.l1.0f.ko16 4a /r             ] ZU,AVX512DQ,FUTURE */
        /* 261(001 004) 001(4a) 120 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KADDW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65407, 498, 4489},
    /*   1 : KADDW kreg16,kreg16*,kreg16 [rvm:      evex.l1.0f.ko16 4a /r             ] ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(4a) 120 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KADDW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+29776, 499, 4489},
    /*   2 : KADDW kreg16,kreg16 [r+vm:      vex.l1.0f.ko16 4a /r             ] ND,ZU,AVX512DQ,FUTURE */
        /* 260(001 004) 001(4a) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KADDW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65414, 498, 4489},
    /*   3 : KADDW kreg16,kreg16 [r+vm:      evex.l1.0f.ko16 4a /r             ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(4a) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KADDW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29785, 499, 4489},
};

static const struct itemplate instrux_KADDD[4] = {
    /*   0 : KADDD kreg32,kreg32*,kreg32 [rvm:      vex.l1.0f.ko32 4a /r             ] ZU,AVX512BW,FUTURE */
        /* 261(001 205) 001(4a) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KADDD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65421, 502, 4490},
    /*   1 : KADDD kreg32,kreg32*,kreg32 [rvm:      evex.l1.0f.ko32 4a /r             ] ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(4a) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KADDD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+29794, 503, 4490},
    /*   2 : KADDD kreg32,kreg32 [r+vm:      vex.l1.0f.ko32 4a /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 205) 001(4a) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KADDD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65428, 502, 4490},
    /*   3 : KADDD kreg32,kreg32 [r+vm:      evex.l1.0f.ko32 4a /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(4a) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KADDD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29803, 503, 4490},
};

static const struct itemplate instrux_KADDQ[4] = {
    /*   0 : KADDQ kreg64,kreg64*,kreg64 [rvm:      vex.l1.0f.ko64 4a /r             ] ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(4a) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KADDQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65435, 502, 4491},
    /*   1 : KADDQ kreg64,kreg64*,kreg64 [rvm:      evex.l1.0f.ko64 4a /r             ] ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(4a) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KADDQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+29812, 503, 4491},
    /*   2 : KADDQ kreg64,kreg64 [r+vm:      vex.l1.0f.ko64 4a /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(4a) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KADDQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65442, 502, 4491},
    /*   3 : KADDQ kreg64,kreg64 [r+vm:      evex.l1.0f.ko64 4a /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(4a) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KADDQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29821, 503, 4491},
};

static const struct itemplate instrux_KADD[16] = {
    /*   0 : KADD kreg8,kreg8*,kreg8 [rvm:      vex.l1.0f.ko8 4a /r              ] ND,SM0,SM1,SM2,ZU,AVX512DQ,FUTURE */
        /* 261(001 005) 001(4a) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KADD, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65393, 506, 4492},
    /*   1 : KADD kreg8,kreg8*,kreg8 [rvm:      evex.l1.0f.ko8 4a /r              ] ND,SM0,SM1,SM2,ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(4a) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KADD, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+29758, 507, 4492},
    /*   2 : KADD kreg8,kreg8 [r+vm:      vex.l1.0f.ko8 4a /r              ] SM0,ND,SM1,ZU,AVX512DQ,FUTURE */
        /* 260(001 005) 001(4a) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KADD, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65400, 508, 4492},
    /*   3 : KADD kreg8,kreg8 [r+vm:      evex.l1.0f.ko8 4a /r              ] SM0,ND,SM1,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(4a) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KADD, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29767, 509, 4492},
    /*   4 : KADD kreg16,kreg16*,kreg16 [rvm:      vex.l1.0f.ko16 4a /r             ] ND,SM0,SM1,SM2,ZU,AVX512DQ,FUTURE */
        /* 261(001 004) 001(4a) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KADD, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65407, 506, 4493},
    /*   5 : KADD kreg16,kreg16*,kreg16 [rvm:      evex.l1.0f.ko16 4a /r             ] ND,SM0,SM1,SM2,ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(4a) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KADD, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+29776, 507, 4493},
    /*   6 : KADD kreg16,kreg16 [r+vm:      vex.l1.0f.ko16 4a /r             ] ND,SM0,SM1,ZU,AVX512DQ,FUTURE */
        /* 260(001 004) 001(4a) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KADD, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65414, 508, 4493},
    /*   7 : KADD kreg16,kreg16 [r+vm:      evex.l1.0f.ko16 4a /r             ] ND,SM0,SM1,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(4a) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KADD, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29785, 509, 4493},
    /*   8 : KADD kreg32,kreg32*,kreg32 [rvm:      vex.l1.0f.ko32 4a /r             ] SM0,ND,SM1,SM2,ZU,AVX512BW,FUTURE */
        /* 261(001 205) 001(4a) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KADD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65421, 510, 4494},
    /*   9 : KADD kreg32,kreg32*,kreg32 [rvm:      evex.l1.0f.ko32 4a /r             ] SM0,ND,SM1,SM2,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(4a) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KADD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+29794, 511, 4494},
    /*  10 : KADD kreg32,kreg32 [r+vm:      vex.l1.0f.ko32 4a /r             ] SM0,ND,SM1,ZU,AVX512BW,FUTURE */
        /* 260(001 205) 001(4a) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KADD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65428, 512, 4494},
    /*  11 : KADD kreg32,kreg32 [r+vm:      evex.l1.0f.ko32 4a /r             ] SM0,ND,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(4a) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KADD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29803, 513, 4494},
    /*  12 : KADD kreg64,kreg64*,kreg64 [rvm:      vex.l1.0f.ko64 4a /r             ] ND,SM0,SM1,SM2,ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(4a) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KADD, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65435, 510, 4495},
    /*  13 : KADD kreg64,kreg64*,kreg64 [rvm:      evex.l1.0f.ko64 4a /r             ] ND,SM0,SM1,SM2,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(4a) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KADD, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+29812, 511, 4495},
    /*  14 : KADD kreg64,kreg64 [r+vm:      vex.l1.0f.ko64 4a /r             ] SM0,ND,SM1,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(4a) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KADD, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65442, 512, 4495},
    /*  15 : KADD kreg64,kreg64 [r+vm:      evex.l1.0f.ko64 4a /r             ] SM0,ND,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(4a) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KADD, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29821, 513, 4495},
};

static const struct itemplate instrux_ADDB[4] = {
    /*   0 : ADDB kreg8,kreg8*,kreg8 [rvm:      vex.l1.0f.ko8 4a /r              ] ND,ZU,AVX512DQ,FUTURE */
        /* 261(001 005) 001(4a) 120 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_ADDB, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65393, 498, 4496},
    /*   1 : ADDB kreg8,kreg8*,kreg8 [rvm:      evex.l1.0f.ko8 4a /r              ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(4a) 120 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_ADDB, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+29758, 499, 4496},
    /*   2 : ADDB kreg8,kreg8 [r+vm:      vex.l1.0f.ko8 4a /r              ] ND,ZU,AVX512DQ,FUTURE */
        /* 260(001 005) 001(4a) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_ADDB, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65400, 498, 4496},
    /*   3 : ADDB kreg8,kreg8 [r+vm:      evex.l1.0f.ko8 4a /r              ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(4a) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_ADDB, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29767, 499, 4496},
};

static const struct itemplate instrux_ADDW[4] = {
    /*   0 : ADDW kreg16,kreg16*,kreg16 [rvm:      vex.l1.0f.ko16 4a /r             ] ND,ZU,AVX512DQ,FUTURE */
        /* 261(001 004) 001(4a) 120 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_ADDW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65407, 498, 4497},
    /*   1 : ADDW kreg16,kreg16*,kreg16 [rvm:      evex.l1.0f.ko16 4a /r             ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(4a) 120 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_ADDW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+29776, 499, 4497},
    /*   2 : ADDW kreg16,kreg16 [r+vm:      vex.l1.0f.ko16 4a /r             ] ND,ZU,AVX512DQ,FUTURE */
        /* 260(001 004) 001(4a) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_ADDW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65414, 498, 4497},
    /*   3 : ADDW kreg16,kreg16 [r+vm:      evex.l1.0f.ko16 4a /r             ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(4a) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_ADDW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29785, 499, 4497},
};

static const struct itemplate instrux_ADDD[4] = {
    /*   0 : ADDD kreg32,kreg32*,kreg32 [rvm:      vex.l1.0f.ko32 4a /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 205) 001(4a) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_ADDD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65421, 502, 4498},
    /*   1 : ADDD kreg32,kreg32*,kreg32 [rvm:      evex.l1.0f.ko32 4a /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(4a) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ADDD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+29794, 503, 4498},
    /*   2 : ADDD kreg32,kreg32 [r+vm:      vex.l1.0f.ko32 4a /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 205) 001(4a) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_ADDD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65428, 502, 4498},
    /*   3 : ADDD kreg32,kreg32 [r+vm:      evex.l1.0f.ko32 4a /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(4a) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ADDD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29803, 503, 4498},
};

static const struct itemplate instrux_ADDQ[4] = {
    /*   0 : ADDQ kreg64,kreg64*,kreg64 [rvm:      vex.l1.0f.ko64 4a /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(4a) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_ADDQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65435, 502, 4499},
    /*   1 : ADDQ kreg64,kreg64*,kreg64 [rvm:      evex.l1.0f.ko64 4a /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(4a) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ADDQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+29812, 503, 4499},
    /*   2 : ADDQ kreg64,kreg64 [r+vm:      vex.l1.0f.ko64 4a /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(4a) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_ADDQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65442, 502, 4499},
    /*   3 : ADDQ kreg64,kreg64 [r+vm:      evex.l1.0f.ko64 4a /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(4a) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ADDQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29821, 503, 4499},
};

static const struct itemplate instrux_KANDB[4] = {
    /*   0 : KANDB kreg8,kreg8*,kreg8 [rvm:      vex.l1.0f.ko8 41 /r              ] ZU,AVX512DQ,FUTURE */
        /* 261(001 005) 001(41) 120 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KANDB, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65449, 498, 4504},
    /*   1 : KANDB kreg8,kreg8*,kreg8 [rvm:      evex.l1.0f.ko8 41 /r              ] ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(41) 120 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KANDB, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+29830, 499, 4504},
    /*   2 : KANDB kreg8,kreg8 [r+vm:      vex.l1.0f.ko8 41 /r              ] ND,ZU,AVX512DQ,FUTURE */
        /* 260(001 005) 001(41) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KANDB, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65456, 498, 4504},
    /*   3 : KANDB kreg8,kreg8 [r+vm:      evex.l1.0f.ko8 41 /r              ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(41) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KANDB, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29839, 499, 4504},
};

static const struct itemplate instrux_KANDW[4] = {
    /*   0 : KANDW kreg16,kreg16*,kreg16 [rvm:      vex.l1.0f.ko16 41 /r             ] ZU,AVX512F,FUTURE */
        /* 261(001 004) 001(41) 120 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KANDW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65463, 500, 4505},
    /*   1 : KANDW kreg16,kreg16*,kreg16 [rvm:      evex.l1.0f.ko16 41 /r             ] ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(41) 120 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KANDW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+29848, 501, 4505},
    /*   2 : KANDW kreg16,kreg16 [r+vm:      vex.l1.0f.ko16 41 /r             ] ND,ZU,AVX512F,FUTURE */
        /* 260(001 004) 001(41) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KANDW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65470, 500, 4505},
    /*   3 : KANDW kreg16,kreg16 [r+vm:      evex.l1.0f.ko16 41 /r             ] ND,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(41) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KANDW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29857, 501, 4505},
};

static const struct itemplate instrux_KANDD[4] = {
    /*   0 : KANDD kreg32,kreg32*,kreg32 [rvm:      vex.l1.0f.ko32 41 /r             ] ZU,AVX512BW,FUTURE */
        /* 261(001 205) 001(41) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KANDD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65477, 502, 4506},
    /*   1 : KANDD kreg32,kreg32*,kreg32 [rvm:      evex.l1.0f.ko32 41 /r             ] ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(41) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KANDD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+29866, 503, 4506},
    /*   2 : KANDD kreg32,kreg32 [r+vm:      vex.l1.0f.ko32 41 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 205) 001(41) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KANDD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65484, 502, 4506},
    /*   3 : KANDD kreg32,kreg32 [r+vm:      evex.l1.0f.ko32 41 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(41) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KANDD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29875, 503, 4506},
};

static const struct itemplate instrux_KANDQ[4] = {
    /*   0 : KANDQ kreg64,kreg64*,kreg64 [rvm:      vex.l1.0f.ko64 41 /r             ] ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(41) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KANDQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65491, 502, 4507},
    /*   1 : KANDQ kreg64,kreg64*,kreg64 [rvm:      evex.l1.0f.ko64 41 /r             ] ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(41) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KANDQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+29884, 503, 4507},
    /*   2 : KANDQ kreg64,kreg64 [r+vm:      vex.l1.0f.ko64 41 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(41) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KANDQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65498, 502, 4507},
    /*   3 : KANDQ kreg64,kreg64 [r+vm:      evex.l1.0f.ko64 41 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(41) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KANDQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29893, 503, 4507},
};

static const struct itemplate instrux_KAND[16] = {
    /*   0 : KAND kreg8,kreg8*,kreg8 [rvm:      vex.l1.0f.ko8 41 /r              ] SM0,ND,SM1,SM2,ZU,AVX512DQ,FUTURE */
        /* 261(001 005) 001(41) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KAND, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65449, 506, 4508},
    /*   1 : KAND kreg8,kreg8*,kreg8 [rvm:      evex.l1.0f.ko8 41 /r              ] SM0,ND,SM1,SM2,ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(41) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KAND, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+29830, 507, 4508},
    /*   2 : KAND kreg8,kreg8 [r+vm:      vex.l1.0f.ko8 41 /r              ] ND,SM0,SM1,ZU,AVX512DQ,FUTURE */
        /* 260(001 005) 001(41) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KAND, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65456, 508, 4508},
    /*   3 : KAND kreg8,kreg8 [r+vm:      evex.l1.0f.ko8 41 /r              ] ND,SM0,SM1,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(41) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KAND, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29839, 509, 4508},
    /*   4 : KAND kreg16,kreg16*,kreg16 [rvm:      vex.l1.0f.ko16 41 /r             ] ND,SM0,SM1,SM2,ZU,AVX512F,FUTURE */
        /* 261(001 004) 001(41) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KAND, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65463, 522, 4509},
    /*   5 : KAND kreg16,kreg16*,kreg16 [rvm:      evex.l1.0f.ko16 41 /r             ] ND,SM0,SM1,SM2,ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(41) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KAND, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+29848, 523, 4509},
    /*   6 : KAND kreg16,kreg16 [r+vm:      vex.l1.0f.ko16 41 /r             ] ND,SM0,SM1,ZU,AVX512F,FUTURE */
        /* 260(001 004) 001(41) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KAND, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65470, 524, 4509},
    /*   7 : KAND kreg16,kreg16 [r+vm:      evex.l1.0f.ko16 41 /r             ] ND,SM0,SM1,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(41) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KAND, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29857, 525, 4509},
    /*   8 : KAND kreg32,kreg32*,kreg32 [rvm:      vex.l1.0f.ko32 41 /r             ] SM0,ND,SM1,SM2,ZU,AVX512BW,FUTURE */
        /* 261(001 205) 001(41) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KAND, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65477, 510, 4510},
    /*   9 : KAND kreg32,kreg32*,kreg32 [rvm:      evex.l1.0f.ko32 41 /r             ] SM0,ND,SM1,SM2,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(41) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KAND, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+29866, 511, 4510},
    /*  10 : KAND kreg32,kreg32 [r+vm:      vex.l1.0f.ko32 41 /r             ] SM0,ND,SM1,ZU,AVX512BW,FUTURE */
        /* 260(001 205) 001(41) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KAND, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65484, 512, 4510},
    /*  11 : KAND kreg32,kreg32 [r+vm:      evex.l1.0f.ko32 41 /r             ] SM0,ND,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(41) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KAND, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29875, 513, 4510},
    /*  12 : KAND kreg64,kreg64*,kreg64 [rvm:      vex.l1.0f.ko64 41 /r             ] SM0,ND,SM1,SM2,ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(41) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KAND, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65491, 510, 4511},
    /*  13 : KAND kreg64,kreg64*,kreg64 [rvm:      evex.l1.0f.ko64 41 /r             ] SM0,ND,SM1,SM2,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(41) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KAND, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+29884, 511, 4511},
    /*  14 : KAND kreg64,kreg64 [r+vm:      vex.l1.0f.ko64 41 /r             ] SM0,ND,SM1,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(41) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KAND, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65498, 512, 4511},
    /*  15 : KAND kreg64,kreg64 [r+vm:      evex.l1.0f.ko64 41 /r             ] SM0,ND,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(41) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KAND, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29893, 513, 4511},
};

static const struct itemplate instrux_ANDB[4] = {
    /*   0 : ANDB kreg8,kreg8*,kreg8 [rvm:      vex.l1.0f.ko8 41 /r              ] ND,ZU,AVX512DQ,FUTURE */
        /* 261(001 005) 001(41) 120 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_ANDB, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65449, 498, 4512},
    /*   1 : ANDB kreg8,kreg8*,kreg8 [rvm:      evex.l1.0f.ko8 41 /r              ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(41) 120 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_ANDB, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+29830, 499, 4512},
    /*   2 : ANDB kreg8,kreg8 [r+vm:      vex.l1.0f.ko8 41 /r              ] ND,ZU,AVX512DQ,FUTURE */
        /* 260(001 005) 001(41) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_ANDB, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65456, 498, 4512},
    /*   3 : ANDB kreg8,kreg8 [r+vm:      evex.l1.0f.ko8 41 /r              ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(41) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_ANDB, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29839, 499, 4512},
};

static const struct itemplate instrux_ANDW[4] = {
    /*   0 : ANDW kreg16,kreg16*,kreg16 [rvm:      vex.l1.0f.ko16 41 /r             ] ND,ZU,AVX512F,FUTURE */
        /* 261(001 004) 001(41) 120 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_ANDW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65463, 500, 4513},
    /*   1 : ANDW kreg16,kreg16*,kreg16 [rvm:      evex.l1.0f.ko16 41 /r             ] ND,ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(41) 120 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_ANDW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+29848, 501, 4513},
    /*   2 : ANDW kreg16,kreg16 [r+vm:      vex.l1.0f.ko16 41 /r             ] ND,ZU,AVX512F,FUTURE */
        /* 260(001 004) 001(41) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_ANDW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65470, 500, 4513},
    /*   3 : ANDW kreg16,kreg16 [r+vm:      evex.l1.0f.ko16 41 /r             ] ND,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(41) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_ANDW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29857, 501, 4513},
};

static const struct itemplate instrux_ANDD[4] = {
    /*   0 : ANDD kreg32,kreg32*,kreg32 [rvm:      vex.l1.0f.ko32 41 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 205) 001(41) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_ANDD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65477, 502, 4514},
    /*   1 : ANDD kreg32,kreg32*,kreg32 [rvm:      evex.l1.0f.ko32 41 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(41) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ANDD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+29866, 503, 4514},
    /*   2 : ANDD kreg32,kreg32 [r+vm:      vex.l1.0f.ko32 41 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 205) 001(41) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_ANDD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65484, 502, 4514},
    /*   3 : ANDD kreg32,kreg32 [r+vm:      evex.l1.0f.ko32 41 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(41) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ANDD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29875, 503, 4514},
};

static const struct itemplate instrux_ANDQ[4] = {
    /*   0 : ANDQ kreg64,kreg64*,kreg64 [rvm:      vex.l1.0f.ko64 41 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(41) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_ANDQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65491, 502, 4515},
    /*   1 : ANDQ kreg64,kreg64*,kreg64 [rvm:      evex.l1.0f.ko64 41 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(41) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ANDQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+29884, 503, 4515},
    /*   2 : ANDQ kreg64,kreg64 [r+vm:      vex.l1.0f.ko64 41 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(41) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_ANDQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65498, 502, 4515},
    /*   3 : ANDQ kreg64,kreg64 [r+vm:      evex.l1.0f.ko64 41 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(41) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ANDQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29893, 503, 4515},
};

static const struct itemplate instrux_KANDNB[4] = {
    /*   0 : KANDNB kreg8,kreg8*,kreg8 [rvm:      vex.l1.0f.ko8 42 /r              ] ZU,AVX512DQ,FUTURE */
        /* 261(001 005) 001(42) 120 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KANDNB, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65505, 498, 4520},
    /*   1 : KANDNB kreg8,kreg8*,kreg8 [rvm:      evex.l1.0f.ko8 42 /r              ] ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(42) 120 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KANDNB, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+29902, 499, 4520},
    /*   2 : KANDNB kreg8,kreg8 [r+vm:      vex.l1.0f.ko8 42 /r              ] ND,ZU,AVX512DQ,FUTURE */
        /* 260(001 005) 001(42) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KANDNB, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65512, 498, 4520},
    /*   3 : KANDNB kreg8,kreg8 [r+vm:      evex.l1.0f.ko8 42 /r              ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(42) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KANDNB, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29911, 499, 4520},
};

static const struct itemplate instrux_KANDNW[4] = {
    /*   0 : KANDNW kreg16,kreg16*,kreg16 [rvm:      vex.l1.0f.ko16 42 /r             ] ZU,AVX512F,FUTURE */
        /* 261(001 004) 001(42) 120 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KANDNW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65519, 500, 4521},
    /*   1 : KANDNW kreg16,kreg16*,kreg16 [rvm:      evex.l1.0f.ko16 42 /r             ] ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(42) 120 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KANDNW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+29920, 501, 4521},
    /*   2 : KANDNW kreg16,kreg16 [r+vm:      vex.l1.0f.ko16 42 /r             ] ND,ZU,AVX512F,FUTURE */
        /* 260(001 004) 001(42) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KANDNW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65526, 500, 4521},
    /*   3 : KANDNW kreg16,kreg16 [r+vm:      evex.l1.0f.ko16 42 /r             ] ND,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(42) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KANDNW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29929, 501, 4521},
};

static const struct itemplate instrux_KANDND[4] = {
    /*   0 : KANDND kreg32,kreg32*,kreg32 [rvm:      vex.l1.0f.ko32 42 /r             ] ZU,AVX512BW,FUTURE */
        /* 261(001 205) 001(42) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KANDND, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65533, 502, 4522},
    /*   1 : KANDND kreg32,kreg32*,kreg32 [rvm:      evex.l1.0f.ko32 42 /r             ] ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(42) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KANDND, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+29938, 503, 4522},
    /*   2 : KANDND kreg32,kreg32 [r+vm:      vex.l1.0f.ko32 42 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 205) 001(42) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KANDND, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65540, 502, 4522},
    /*   3 : KANDND kreg32,kreg32 [r+vm:      evex.l1.0f.ko32 42 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(42) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KANDND, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29947, 503, 4522},
};

static const struct itemplate instrux_KANDNQ[4] = {
    /*   0 : KANDNQ kreg64,kreg64*,kreg64 [rvm:      vex.l1.0f.ko64 42 /r             ] ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(42) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KANDNQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65547, 502, 4523},
    /*   1 : KANDNQ kreg64,kreg64*,kreg64 [rvm:      evex.l1.0f.ko64 42 /r             ] ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(42) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KANDNQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+29956, 503, 4523},
    /*   2 : KANDNQ kreg64,kreg64 [r+vm:      vex.l1.0f.ko64 42 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(42) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KANDNQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65554, 502, 4523},
    /*   3 : KANDNQ kreg64,kreg64 [r+vm:      evex.l1.0f.ko64 42 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(42) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KANDNQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29965, 503, 4523},
};

static const struct itemplate instrux_KANDN[16] = {
    /*   0 : KANDN kreg8,kreg8*,kreg8 [rvm:      vex.l1.0f.ko8 42 /r              ] SM0,ND,SM1,SM2,ZU,AVX512DQ,FUTURE */
        /* 261(001 005) 001(42) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KANDN, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65505, 506, 4524},
    /*   1 : KANDN kreg8,kreg8*,kreg8 [rvm:      evex.l1.0f.ko8 42 /r              ] SM0,ND,SM1,SM2,ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(42) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KANDN, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+29902, 507, 4524},
    /*   2 : KANDN kreg8,kreg8 [r+vm:      vex.l1.0f.ko8 42 /r              ] ND,SM0,SM1,ZU,AVX512DQ,FUTURE */
        /* 260(001 005) 001(42) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KANDN, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65512, 508, 4524},
    /*   3 : KANDN kreg8,kreg8 [r+vm:      evex.l1.0f.ko8 42 /r              ] ND,SM0,SM1,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(42) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KANDN, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29911, 509, 4524},
    /*   4 : KANDN kreg16,kreg16*,kreg16 [rvm:      vex.l1.0f.ko16 42 /r             ] ND,SM0,SM1,SM2,ZU,AVX512F,FUTURE */
        /* 261(001 004) 001(42) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KANDN, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65519, 522, 4525},
    /*   5 : KANDN kreg16,kreg16*,kreg16 [rvm:      evex.l1.0f.ko16 42 /r             ] ND,SM0,SM1,SM2,ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(42) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KANDN, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+29920, 523, 4525},
    /*   6 : KANDN kreg16,kreg16 [r+vm:      vex.l1.0f.ko16 42 /r             ] SM0,ND,SM1,ZU,AVX512F,FUTURE */
        /* 260(001 004) 001(42) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KANDN, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65526, 524, 4525},
    /*   7 : KANDN kreg16,kreg16 [r+vm:      evex.l1.0f.ko16 42 /r             ] SM0,ND,SM1,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(42) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KANDN, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29929, 525, 4525},
    /*   8 : KANDN kreg32,kreg32*,kreg32 [rvm:      vex.l1.0f.ko32 42 /r             ] ND,SM0,SM1,SM2,ZU,AVX512BW,FUTURE */
        /* 261(001 205) 001(42) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KANDN, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65533, 510, 4526},
    /*   9 : KANDN kreg32,kreg32*,kreg32 [rvm:      evex.l1.0f.ko32 42 /r             ] ND,SM0,SM1,SM2,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(42) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KANDN, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+29938, 511, 4526},
    /*  10 : KANDN kreg32,kreg32 [r+vm:      vex.l1.0f.ko32 42 /r             ] SM0,ND,SM1,ZU,AVX512BW,FUTURE */
        /* 260(001 205) 001(42) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KANDN, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65540, 512, 4526},
    /*  11 : KANDN kreg32,kreg32 [r+vm:      evex.l1.0f.ko32 42 /r             ] SM0,ND,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(42) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KANDN, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29947, 513, 4526},
    /*  12 : KANDN kreg64,kreg64*,kreg64 [rvm:      vex.l1.0f.ko64 42 /r             ] ND,SM0,SM1,SM2,ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(42) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KANDN, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65547, 510, 4527},
    /*  13 : KANDN kreg64,kreg64*,kreg64 [rvm:      evex.l1.0f.ko64 42 /r             ] ND,SM0,SM1,SM2,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(42) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KANDN, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+29956, 511, 4527},
    /*  14 : KANDN kreg64,kreg64 [r+vm:      vex.l1.0f.ko64 42 /r             ] ND,SM0,SM1,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(42) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KANDN, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65554, 512, 4527},
    /*  15 : KANDN kreg64,kreg64 [r+vm:      evex.l1.0f.ko64 42 /r             ] ND,SM0,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(42) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KANDN, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29965, 513, 4527},
};

static const struct itemplate instrux_ANDNB[4] = {
    /*   0 : ANDNB kreg8,kreg8*,kreg8 [rvm:      vex.l1.0f.ko8 42 /r              ] ND,ZU,AVX512DQ,FUTURE */
        /* 261(001 005) 001(42) 120 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_ANDNB, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65505, 498, 4528},
    /*   1 : ANDNB kreg8,kreg8*,kreg8 [rvm:      evex.l1.0f.ko8 42 /r              ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(42) 120 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_ANDNB, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+29902, 499, 4528},
    /*   2 : ANDNB kreg8,kreg8 [r+vm:      vex.l1.0f.ko8 42 /r              ] ND,ZU,AVX512DQ,FUTURE */
        /* 260(001 005) 001(42) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_ANDNB, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65512, 498, 4528},
    /*   3 : ANDNB kreg8,kreg8 [r+vm:      evex.l1.0f.ko8 42 /r              ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(42) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_ANDNB, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29911, 499, 4528},
};

static const struct itemplate instrux_ANDNW[4] = {
    /*   0 : ANDNW kreg16,kreg16*,kreg16 [rvm:      vex.l1.0f.ko16 42 /r             ] ND,ZU,AVX512F,FUTURE */
        /* 261(001 004) 001(42) 120 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_ANDNW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65519, 500, 4529},
    /*   1 : ANDNW kreg16,kreg16*,kreg16 [rvm:      evex.l1.0f.ko16 42 /r             ] ND,ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(42) 120 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_ANDNW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+29920, 501, 4529},
    /*   2 : ANDNW kreg16,kreg16 [r+vm:      vex.l1.0f.ko16 42 /r             ] ND,ZU,AVX512F,FUTURE */
        /* 260(001 004) 001(42) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_ANDNW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65526, 500, 4529},
    /*   3 : ANDNW kreg16,kreg16 [r+vm:      evex.l1.0f.ko16 42 /r             ] ND,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(42) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_ANDNW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29929, 501, 4529},
};

static const struct itemplate instrux_ANDND[4] = {
    /*   0 : ANDND kreg32,kreg32*,kreg32 [rvm:      vex.l1.0f.ko32 42 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 205) 001(42) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_ANDND, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65533, 502, 4530},
    /*   1 : ANDND kreg32,kreg32*,kreg32 [rvm:      evex.l1.0f.ko32 42 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(42) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ANDND, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+29938, 503, 4530},
    /*   2 : ANDND kreg32,kreg32 [r+vm:      vex.l1.0f.ko32 42 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 205) 001(42) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_ANDND, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65540, 502, 4530},
    /*   3 : ANDND kreg32,kreg32 [r+vm:      evex.l1.0f.ko32 42 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(42) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ANDND, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+29947, 503, 4530},
};

static const struct itemplate instrux_ANDNQ[4] = {
    /*   0 : ANDNQ kreg64,kreg64*,kreg64 [rvm:      vex.l1.0f.ko64 42 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(42) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_ANDNQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65547, 502, 4531},
    /*   1 : ANDNQ kreg64,kreg64*,kreg64 [rvm:      evex.l1.0f.ko64 42 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(42) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ANDNQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+29956, 503, 4531},
    /*   2 : ANDNQ kreg64,kreg64 [r+vm:      vex.l1.0f.ko64 42 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(42) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_ANDNQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65554, 502, 4531},
    /*   3 : ANDNQ kreg64,kreg64 [r+vm:      evex.l1.0f.ko64 42 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(42) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ANDNQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+29965, 503, 4531},
};

static const struct itemplate instrux_KNOTB[4] = {
    /*   0 : KNOTB kreg8,kreg8* [rm:       vex.l0.0f.ko8 44 /r              ] ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(44) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KNOTB, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65561, 498, 4536},
    /*   1 : KNOTB kreg8,kreg8* [rm:       evex.l0.0f.ko8 44 /r              ] ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(44) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KNOTB, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29974, 499, 4536},
    /*   2 : KNOTB kreg8 [r+m:       vex.l0.0f.ko8 44 /r              ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(44) 100 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KNOTB, 1, {OPMASKREG|BITS8|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65568, 498, 4536},
    /*   3 : KNOTB kreg8 [r+m:       evex.l0.0f.ko8 44 /r              ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(44) 100 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KNOTB, 1, {OPMASKREG|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+29983, 499, 4536},
};

static const struct itemplate instrux_KNOTW[4] = {
    /*   0 : KNOTW kreg16,kreg16* [rm:       vex.l0.0f.ko16 44 /r             ] ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(44) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KNOTW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65575, 500, 4537},
    /*   1 : KNOTW kreg16,kreg16* [rm:       evex.l0.0f.ko16 44 /r             ] ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(44) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KNOTW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29992, 501, 4537},
    /*   2 : KNOTW kreg16 [r+m:       vex.l0.0f.ko16 44 /r             ] ND,ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(44) 100 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KNOTW, 1, {OPMASKREG|BITS16|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65582, 500, 4537},
    /*   3 : KNOTW kreg16 [r+m:       evex.l0.0f.ko16 44 /r             ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(44) 100 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KNOTW, 1, {OPMASKREG|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+30001, 501, 4537},
};

static const struct itemplate instrux_KNOTD[4] = {
    /*   0 : KNOTD kreg32,kreg32* [rm:       vex.l0.0f.ko32 44 /r             ] ZU,AVX512BW,FUTURE */
        /* 270(001 201) 001(44) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KNOTD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65589, 502, 4538},
    /*   1 : KNOTD kreg32,kreg32* [rm:       evex.l0.0f.ko32 44 /r             ] ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(44) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KNOTD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30010, 503, 4538},
    /*   2 : KNOTD kreg32 [r+m:       vex.l0.0f.ko32 44 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 201) 001(44) 100 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KNOTD, 1, {OPMASKREG|BITS32|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65596, 502, 4538},
    /*   3 : KNOTD kreg32 [r+m:       evex.l0.0f.ko32 44 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(44) 100 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KNOTD, 1, {OPMASKREG|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+30019, 503, 4538},
};

static const struct itemplate instrux_KNOTQ[4] = {
    /*   0 : KNOTQ kreg64,kreg64* [rm:       vex.l0.0f.ko64 44 /r             ] ZU,AVX512BW,FUTURE */
        /* 270(001 200) 001(44) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KNOTQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65603, 502, 4539},
    /*   1 : KNOTQ kreg64,kreg64* [rm:       evex.l0.0f.ko64 44 /r             ] ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(44) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KNOTQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30028, 503, 4539},
    /*   2 : KNOTQ kreg64 [r+m:       vex.l0.0f.ko64 44 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 200) 001(44) 100 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KNOTQ, 1, {OPMASKREG|BITS64|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65610, 502, 4539},
    /*   3 : KNOTQ kreg64 [r+m:       evex.l0.0f.ko64 44 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(44) 100 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KNOTQ, 1, {OPMASKREG|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+30037, 503, 4539},
};

static const struct itemplate instrux_KNOT[16] = {
    /*   0 : KNOT kreg8,kreg8* [rm:       vex.l0.0f.ko8 44 /r              ] ND,SM0,SM1,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(44) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KNOT, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65561, 508, 4540},
    /*   1 : KNOT kreg8,kreg8* [rm:       evex.l0.0f.ko8 44 /r              ] ND,SM0,SM1,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(44) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KNOT, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29974, 509, 4540},
    /*   2 : KNOT kreg8 [r+m:       vex.l0.0f.ko8 44 /r              ] ND,SM0,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(44) 100 : SM0,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KNOT, 1, {OPMASKREG|BITS8|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65568, 530, 4540},
    /*   3 : KNOT kreg8 [r+m:       evex.l0.0f.ko8 44 /r              ] ND,SM0,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(44) 100 : SM0,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KNOT, 1, {OPMASKREG|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+29983, 531, 4540},
    /*   4 : KNOT kreg16,kreg16* [rm:       vex.l0.0f.ko16 44 /r             ] ND,SM0,SM1,ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(44) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KNOT, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65575, 524, 4541},
    /*   5 : KNOT kreg16,kreg16* [rm:       evex.l0.0f.ko16 44 /r             ] ND,SM0,SM1,ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(44) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KNOT, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29992, 525, 4541},
    /*   6 : KNOT kreg16 [r+m:       vex.l0.0f.ko16 44 /r             ] SM0,ND,ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(44) 100 : SM0,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KNOT, 1, {OPMASKREG|BITS16|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65582, 532, 4541},
    /*   7 : KNOT kreg16 [r+m:       evex.l0.0f.ko16 44 /r             ] SM0,ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(44) 100 : SM0,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KNOT, 1, {OPMASKREG|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+30001, 533, 4541},
    /*   8 : KNOT kreg32,kreg32* [rm:       vex.l0.0f.ko32 44 /r             ] ND,SM0,SM1,ZU,AVX512BW,FUTURE */
        /* 270(001 201) 001(44) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KNOT, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65589, 512, 4542},
    /*   9 : KNOT kreg32,kreg32* [rm:       evex.l0.0f.ko32 44 /r             ] ND,SM0,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(44) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KNOT, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30010, 513, 4542},
    /*  10 : KNOT kreg32 [r+m:       vex.l0.0f.ko32 44 /r             ] ND,SM0,ZU,AVX512BW,FUTURE */
        /* 270(001 201) 001(44) 100 : SM0,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KNOT, 1, {OPMASKREG|BITS32|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65596, 534, 4542},
    /*  11 : KNOT kreg32 [r+m:       evex.l0.0f.ko32 44 /r             ] ND,SM0,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(44) 100 : SM0,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KNOT, 1, {OPMASKREG|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+30019, 535, 4542},
    /*  12 : KNOT kreg64,kreg64* [rm:       vex.l0.0f.ko64 44 /r             ] ND,SM0,SM1,ZU,AVX512BW,FUTURE */
        /* 270(001 200) 001(44) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KNOT, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65603, 512, 4543},
    /*  13 : KNOT kreg64,kreg64* [rm:       evex.l0.0f.ko64 44 /r             ] ND,SM0,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(44) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KNOT, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30028, 513, 4543},
    /*  14 : KNOT kreg64 [r+m:       vex.l0.0f.ko64 44 /r             ] ND,SM0,ZU,AVX512BW,FUTURE */
        /* 270(001 200) 001(44) 100 : SM0,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KNOT, 1, {OPMASKREG|BITS64|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65610, 534, 4543},
    /*  15 : KNOT kreg64 [r+m:       evex.l0.0f.ko64 44 /r             ] ND,SM0,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(44) 100 : SM0,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KNOT, 1, {OPMASKREG|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+30037, 535, 4543},
};

static const struct itemplate instrux_NOTB[4] = {
    /*   0 : NOTB kreg8,kreg8* [rm:       vex.l0.0f.ko8 44 /r              ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(44) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_NOTB, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65561, 498, 4544},
    /*   1 : NOTB kreg8,kreg8* [rm:       evex.l0.0f.ko8 44 /r              ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(44) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_NOTB, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+29974, 499, 4544},
    /*   2 : NOTB kreg8 [r+m:       vex.l0.0f.ko8 44 /r              ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(001 001) 001(44) 100 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_NOTB, 1, {OPMASKREG|BITS8|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65568, 498, 4544},
    /*   3 : NOTB kreg8 [r+m:       evex.l0.0f.ko8 44 /r              ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(44) 100 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_NOTB, 1, {OPMASKREG|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+29983, 499, 4544},
};

static const struct itemplate instrux_NOTW[4] = {
    /*   0 : NOTW kreg16,kreg16* [rm:       vex.l0.0f.ko16 44 /r             ] ND,ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(44) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_NOTW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65575, 500, 4545},
    /*   1 : NOTW kreg16,kreg16* [rm:       evex.l0.0f.ko16 44 /r             ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(44) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_NOTW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+29992, 501, 4545},
    /*   2 : NOTW kreg16 [r+m:       vex.l0.0f.ko16 44 /r             ] ND,ZU,AVX512F,FUTURE */
        /* 270(001 000) 001(44) 100 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_NOTW, 1, {OPMASKREG|BITS16|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65582, 500, 4545},
    /*   3 : NOTW kreg16 [r+m:       evex.l0.0f.ko16 44 /r             ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(44) 100 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_NOTW, 1, {OPMASKREG|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+30001, 501, 4545},
};

static const struct itemplate instrux_NOTD[4] = {
    /*   0 : NOTD kreg32,kreg32* [rm:       vex.l0.0f.ko32 44 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 201) 001(44) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_NOTD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65589, 502, 4546},
    /*   1 : NOTD kreg32,kreg32* [rm:       evex.l0.0f.ko32 44 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(44) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_NOTD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30010, 503, 4546},
    /*   2 : NOTD kreg32 [r+m:       vex.l0.0f.ko32 44 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 201) 001(44) 100 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_NOTD, 1, {OPMASKREG|BITS32|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65596, 502, 4546},
    /*   3 : NOTD kreg32 [r+m:       evex.l0.0f.ko32 44 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(44) 100 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_NOTD, 1, {OPMASKREG|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+30019, 503, 4546},
};

static const struct itemplate instrux_NOTQ[4] = {
    /*   0 : NOTQ kreg64,kreg64* [rm:       vex.l0.0f.ko64 44 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 200) 001(44) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_NOTQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65603, 502, 4547},
    /*   1 : NOTQ kreg64,kreg64* [rm:       evex.l0.0f.ko64 44 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(44) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_NOTQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30028, 503, 4547},
    /*   2 : NOTQ kreg64 [r+m:       vex.l0.0f.ko64 44 /r             ] ND,ZU,AVX512BW,FUTURE */
        /* 270(001 200) 001(44) 100 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_NOTQ, 1, {OPMASKREG|BITS64|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65610, 502, 4547},
    /*   3 : NOTQ kreg64 [r+m:       evex.l0.0f.ko64 44 /r             ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(44) 100 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_NOTQ, 1, {OPMASKREG|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+30037, 503, 4547},
};

static const struct itemplate instrux_KORB[4] = {
    /*   0 : KORB kreg8,kreg8*,kreg8 [rvm:      vex.nds.l1.0f.ko8 45 /r          ] ZU,AVX512DQ,FUTURE */
        /* 261(001 005) 001(45) 120 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KORB, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65617, 498, 4552},
    /*   1 : KORB kreg8,kreg8*,kreg8 [rvm:      evex.nds.l1.0f.ko8 45 /r          ] ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(45) 120 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KORB, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+30046, 499, 4552},
    /*   2 : KORB kreg8,kreg8 [r+vm:      vex.nds.l1.0f.ko8 45 /r          ] ND,ZU,AVX512DQ,FUTURE */
        /* 260(001 005) 001(45) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KORB, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65624, 498, 4552},
    /*   3 : KORB kreg8,kreg8 [r+vm:      evex.nds.l1.0f.ko8 45 /r          ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(45) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KORB, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30055, 499, 4552},
};

static const struct itemplate instrux_KORW[4] = {
    /*   0 : KORW kreg16,kreg16*,kreg16 [rvm:      vex.nds.l1.0f.ko16 45 /r         ] ZU,AVX512F,FUTURE */
        /* 261(001 004) 001(45) 120 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KORW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65631, 500, 4553},
    /*   1 : KORW kreg16,kreg16*,kreg16 [rvm:      evex.nds.l1.0f.ko16 45 /r         ] ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(45) 120 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KORW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+30064, 501, 4553},
    /*   2 : KORW kreg16,kreg16 [r+vm:      vex.nds.l1.0f.ko16 45 /r         ] ND,ZU,AVX512F,FUTURE */
        /* 260(001 004) 001(45) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KORW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65638, 500, 4553},
    /*   3 : KORW kreg16,kreg16 [r+vm:      evex.nds.l1.0f.ko16 45 /r         ] ND,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(45) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KORW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30073, 501, 4553},
};

static const struct itemplate instrux_KORD[4] = {
    /*   0 : KORD kreg32,kreg32*,kreg32 [rvm:      vex.nds.l1.0f.ko32 45 /r         ] ZU,AVX512BW,FUTURE */
        /* 261(001 205) 001(45) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KORD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65645, 502, 4554},
    /*   1 : KORD kreg32,kreg32*,kreg32 [rvm:      evex.nds.l1.0f.ko32 45 /r         ] ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(45) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KORD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+30082, 503, 4554},
    /*   2 : KORD kreg32,kreg32 [r+vm:      vex.nds.l1.0f.ko32 45 /r         ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 205) 001(45) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KORD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65652, 502, 4554},
    /*   3 : KORD kreg32,kreg32 [r+vm:      evex.nds.l1.0f.ko32 45 /r         ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(45) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KORD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30091, 503, 4554},
};

static const struct itemplate instrux_KORQ[4] = {
    /*   0 : KORQ kreg64,kreg64*,kreg64 [rvm:      vex.nds.l1.0f.ko64 45 /r         ] ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(45) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KORQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65659, 502, 4555},
    /*   1 : KORQ kreg64,kreg64*,kreg64 [rvm:      evex.nds.l1.0f.ko64 45 /r         ] ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(45) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KORQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+30100, 503, 4555},
    /*   2 : KORQ kreg64,kreg64 [r+vm:      vex.nds.l1.0f.ko64 45 /r         ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(45) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KORQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65666, 502, 4555},
    /*   3 : KORQ kreg64,kreg64 [r+vm:      evex.nds.l1.0f.ko64 45 /r         ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(45) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KORQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30109, 503, 4555},
};

static const struct itemplate instrux_KOR[16] = {
    /*   0 : KOR kreg8,kreg8*,kreg8 [rvm:      vex.nds.l1.0f.ko8 45 /r          ] ND,SM0,SM1,SM2,ZU,AVX512DQ,FUTURE */
        /* 261(001 005) 001(45) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KOR, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65617, 506, 4556},
    /*   1 : KOR kreg8,kreg8*,kreg8 [rvm:      evex.nds.l1.0f.ko8 45 /r          ] ND,SM0,SM1,SM2,ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(45) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KOR, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+30046, 507, 4556},
    /*   2 : KOR kreg8,kreg8 [r+vm:      vex.nds.l1.0f.ko8 45 /r          ] SM0,ND,SM1,ZU,AVX512DQ,FUTURE */
        /* 260(001 005) 001(45) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KOR, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65624, 508, 4556},
    /*   3 : KOR kreg8,kreg8 [r+vm:      evex.nds.l1.0f.ko8 45 /r          ] SM0,ND,SM1,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(45) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KOR, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30055, 509, 4556},
    /*   4 : KOR kreg16,kreg16*,kreg16 [rvm:      vex.nds.l1.0f.ko16 45 /r         ] SM0,ND,SM1,SM2,ZU,AVX512F,FUTURE */
        /* 261(001 004) 001(45) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KOR, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65631, 522, 4557},
    /*   5 : KOR kreg16,kreg16*,kreg16 [rvm:      evex.nds.l1.0f.ko16 45 /r         ] SM0,ND,SM1,SM2,ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(45) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KOR, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+30064, 523, 4557},
    /*   6 : KOR kreg16,kreg16 [r+vm:      vex.nds.l1.0f.ko16 45 /r         ] SM0,ND,SM1,ZU,AVX512F,FUTURE */
        /* 260(001 004) 001(45) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KOR, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65638, 524, 4557},
    /*   7 : KOR kreg16,kreg16 [r+vm:      evex.nds.l1.0f.ko16 45 /r         ] SM0,ND,SM1,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(45) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KOR, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30073, 525, 4557},
    /*   8 : KOR kreg32,kreg32*,kreg32 [rvm:      vex.nds.l1.0f.ko32 45 /r         ] SM0,ND,SM1,SM2,ZU,AVX512BW,FUTURE */
        /* 261(001 205) 001(45) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KOR, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65645, 510, 4558},
    /*   9 : KOR kreg32,kreg32*,kreg32 [rvm:      evex.nds.l1.0f.ko32 45 /r         ] SM0,ND,SM1,SM2,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(45) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KOR, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+30082, 511, 4558},
    /*  10 : KOR kreg32,kreg32 [r+vm:      vex.nds.l1.0f.ko32 45 /r         ] SM0,ND,SM1,ZU,AVX512BW,FUTURE */
        /* 260(001 205) 001(45) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KOR, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65652, 512, 4558},
    /*  11 : KOR kreg32,kreg32 [r+vm:      evex.nds.l1.0f.ko32 45 /r         ] SM0,ND,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(45) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KOR, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30091, 513, 4558},
    /*  12 : KOR kreg64,kreg64*,kreg64 [rvm:      vex.nds.l1.0f.ko64 45 /r         ] ND,SM0,SM1,SM2,ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(45) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KOR, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65659, 510, 4559},
    /*  13 : KOR kreg64,kreg64*,kreg64 [rvm:      evex.nds.l1.0f.ko64 45 /r         ] ND,SM0,SM1,SM2,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(45) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KOR, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+30100, 511, 4559},
    /*  14 : KOR kreg64,kreg64 [r+vm:      vex.nds.l1.0f.ko64 45 /r         ] SM0,ND,SM1,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(45) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KOR, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65666, 512, 4559},
    /*  15 : KOR kreg64,kreg64 [r+vm:      evex.nds.l1.0f.ko64 45 /r         ] SM0,ND,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(45) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KOR, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30109, 513, 4559},
};

static const struct itemplate instrux_ORB[4] = {
    /*   0 : ORB kreg8,kreg8*,kreg8 [rvm:      vex.nds.l1.0f.ko8 45 /r          ] ND,ZU,AVX512DQ,FUTURE */
        /* 261(001 005) 001(45) 120 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_ORB, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65617, 498, 4560},
    /*   1 : ORB kreg8,kreg8*,kreg8 [rvm:      evex.nds.l1.0f.ko8 45 /r          ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(45) 120 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_ORB, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+30046, 499, 4560},
    /*   2 : ORB kreg8,kreg8 [r+vm:      vex.nds.l1.0f.ko8 45 /r          ] ND,ZU,AVX512DQ,FUTURE */
        /* 260(001 005) 001(45) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_ORB, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65624, 498, 4560},
    /*   3 : ORB kreg8,kreg8 [r+vm:      evex.nds.l1.0f.ko8 45 /r          ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(45) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_ORB, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30055, 499, 4560},
};

static const struct itemplate instrux_ORW[4] = {
    /*   0 : ORW kreg16,kreg16*,kreg16 [rvm:      vex.nds.l1.0f.ko16 45 /r         ] ND,ZU,AVX512F,FUTURE */
        /* 261(001 004) 001(45) 120 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_ORW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65631, 500, 4561},
    /*   1 : ORW kreg16,kreg16*,kreg16 [rvm:      evex.nds.l1.0f.ko16 45 /r         ] ND,ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(45) 120 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_ORW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+30064, 501, 4561},
    /*   2 : ORW kreg16,kreg16 [r+vm:      vex.nds.l1.0f.ko16 45 /r         ] ND,ZU,AVX512F,FUTURE */
        /* 260(001 004) 001(45) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_ORW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65638, 500, 4561},
    /*   3 : ORW kreg16,kreg16 [r+vm:      evex.nds.l1.0f.ko16 45 /r         ] ND,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(45) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_ORW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30073, 501, 4561},
};

static const struct itemplate instrux_ORD[4] = {
    /*   0 : ORD kreg32,kreg32*,kreg32 [rvm:      vex.nds.l1.0f.ko32 45 /r         ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 205) 001(45) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_ORD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65645, 502, 4562},
    /*   1 : ORD kreg32,kreg32*,kreg32 [rvm:      evex.nds.l1.0f.ko32 45 /r         ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(45) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ORD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+30082, 503, 4562},
    /*   2 : ORD kreg32,kreg32 [r+vm:      vex.nds.l1.0f.ko32 45 /r         ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 205) 001(45) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_ORD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65652, 502, 4562},
    /*   3 : ORD kreg32,kreg32 [r+vm:      evex.nds.l1.0f.ko32 45 /r         ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(45) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ORD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30091, 503, 4562},
};

static const struct itemplate instrux_ORQ[4] = {
    /*   0 : ORQ kreg64,kreg64*,kreg64 [rvm:      vex.nds.l1.0f.ko64 45 /r         ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(45) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_ORQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65659, 502, 4563},
    /*   1 : ORQ kreg64,kreg64*,kreg64 [rvm:      evex.nds.l1.0f.ko64 45 /r         ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(45) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ORQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+30100, 503, 4563},
    /*   2 : ORQ kreg64,kreg64 [r+vm:      vex.nds.l1.0f.ko64 45 /r         ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(45) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_ORQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65666, 502, 4563},
    /*   3 : ORQ kreg64,kreg64 [r+vm:      evex.nds.l1.0f.ko64 45 /r         ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(45) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ORQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30109, 503, 4563},
};

static const struct itemplate instrux_KORTESTB[2] = {
    /*   0 : KORTESTB kreg8,kreg8 [rm:       vex.l0.0f.ko8 98 /r              ] ZU,FL,AVX512DQ,FUTURE */
        /* 270(001 001) 001(98) 110 : NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_KORTESTB, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65673, 536, 4568},
    /*   1 : KORTESTB kreg8,kreg8 [rm:       evex.l0.0f.ko8 98 /r              ] ZU,FL,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(98) 110 : ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KORTESTB, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30118, 537, 4568},
};

static const struct itemplate instrux_KORTESTW[2] = {
    /*   0 : KORTESTW kreg16,kreg16 [rm:       vex.l0.0f.ko16 98 /r             ] ZU,FL,AVX512F,FUTURE */
        /* 270(001 000) 001(98) 110 : NOAPX,ZU,FL,VEX,AVX512F,FUTURE */
        {I_KORTESTW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65680, 538, 4569},
    /*   1 : KORTESTW kreg16,kreg16 [rm:       evex.l0.0f.ko16 98 /r             ] ZU,FL,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(98) 110 : ZU,LONG,FL,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KORTESTW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30127, 539, 4569},
};

static const struct itemplate instrux_KORTESTD[2] = {
    /*   0 : KORTESTD kreg32,kreg32 [rm:       vex.l0.0f.ko32 98 /r             ] ZU,FL,AVX512BW,FUTURE */
        /* 270(001 201) 001(98) 110 : NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_KORTESTD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65687, 540, 4570},
    /*   1 : KORTESTD kreg32,kreg32 [rm:       evex.l0.0f.ko32 98 /r             ] ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(98) 110 : ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KORTESTD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30136, 541, 4570},
};

static const struct itemplate instrux_KORTESTQ[2] = {
    /*   0 : KORTESTQ kreg64,kreg64 [rm:       vex.l0.0f.ko64 98 /r             ] ZU,FL,AVX512BW,FUTURE */
        /* 270(001 200) 001(98) 110 : NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_KORTESTQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65694, 540, 4571},
    /*   1 : KORTESTQ kreg64,kreg64 [rm:       evex.l0.0f.ko64 98 /r             ] ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(98) 110 : ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KORTESTQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30145, 541, 4571},
};

static const struct itemplate instrux_KORTEST[8] = {
    /*   0 : KORTEST kreg8,kreg8 [rm:       vex.l0.0f.ko8 98 /r              ] ND,SM0-1,ZU,FL,AVX512DQ,FUTURE */
        /* 270(001 001) 001(98) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_KORTEST, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65673, 516, 4572},
    /*   1 : KORTEST kreg8,kreg8 [rm:       evex.l0.0f.ko8 98 /r              ] ND,SM0-1,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(98) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KORTEST, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30118, 517, 4572},
    /*   2 : KORTEST kreg16,kreg16 [rm:       vex.l0.0f.ko16 98 /r             ] ND,SM0-1,ZU,FL,AVX512F,FUTURE */
        /* 270(001 000) 001(98) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512F,FUTURE */
        {I_KORTEST, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65680, 528, 4573},
    /*   3 : KORTEST kreg16,kreg16 [rm:       evex.l0.0f.ko16 98 /r             ] ND,SM0-1,ZU,FL,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(98) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KORTEST, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30127, 529, 4573},
    /*   4 : KORTEST kreg32,kreg32 [rm:       vex.l0.0f.ko32 98 /r             ] SM0,ND,SM1,ZU,FL,AVX512BW,FUTURE */
        /* 270(001 201) 001(98) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_KORTEST, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65687, 520, 4574},
    /*   5 : KORTEST kreg32,kreg32 [rm:       evex.l0.0f.ko32 98 /r             ] SM0,ND,SM1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(98) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KORTEST, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30136, 521, 4574},
    /*   6 : KORTEST kreg64,kreg64 [rm:       vex.l0.0f.ko64 98 /r             ] ND,SM0-1,ZU,FL,AVX512BW,FUTURE */
        /* 270(001 200) 001(98) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_KORTEST, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65694, 520, 4575},
    /*   7 : KORTEST kreg64,kreg64 [rm:       evex.l0.0f.ko64 98 /r             ] ND,SM0-1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(98) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KORTEST, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30145, 521, 4575},
};

static const struct itemplate instrux_ORTESTB[2] = {
    /*   0 : ORTESTB kreg8,kreg8 [rm:       vex.l0.0f.ko8 98 /r              ] ND,ZU,FL,AVX512DQ,FUTURE */
        /* 270(001 001) 001(98) 110 : NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_ORTESTB, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65673, 536, 4576},
    /*   1 : ORTESTB kreg8,kreg8 [rm:       evex.l0.0f.ko8 98 /r              ] ND,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(98) 110 : ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_ORTESTB, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30118, 537, 4576},
};

static const struct itemplate instrux_ORTESTW[2] = {
    /*   0 : ORTESTW kreg16,kreg16 [rm:       vex.l0.0f.ko16 98 /r             ] ND,ZU,FL,AVX512F,FUTURE */
        /* 270(001 000) 001(98) 110 : NOAPX,ZU,FL,VEX,AVX512F,FUTURE */
        {I_ORTESTW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65680, 538, 4577},
    /*   1 : ORTESTW kreg16,kreg16 [rm:       evex.l0.0f.ko16 98 /r             ] ND,ZU,FL,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(98) 110 : ZU,LONG,FL,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_ORTESTW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30127, 539, 4577},
};

static const struct itemplate instrux_ORTESTD[2] = {
    /*   0 : ORTESTD kreg32,kreg32 [rm:       vex.l0.0f.ko32 98 /r             ] ND,ZU,FL,AVX512BW,FUTURE */
        /* 270(001 201) 001(98) 110 : NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_ORTESTD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65687, 540, 4578},
    /*   1 : ORTESTD kreg32,kreg32 [rm:       evex.l0.0f.ko32 98 /r             ] ND,ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(98) 110 : ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ORTESTD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30136, 541, 4578},
};

static const struct itemplate instrux_ORTESTQ[2] = {
    /*   0 : ORTESTQ kreg64,kreg64 [rm:       vex.l0.0f.ko64 98 /r             ] ND,ZU,FL,AVX512BW,FUTURE */
        /* 270(001 200) 001(98) 110 : NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_ORTESTQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65694, 540, 4579},
    /*   1 : ORTESTQ kreg64,kreg64 [rm:       evex.l0.0f.ko64 98 /r             ] ND,ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(98) 110 : ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ORTESTQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30145, 541, 4579},
};

static const struct itemplate instrux_ORTEST[8] = {
    /*   0 : ORTEST kreg8,kreg8 [rm:       vex.l0.0f.ko8 98 /r              ] ND,SM0-1,ZU,FL,AVX512DQ,FUTURE */
        /* 270(001 001) 001(98) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_ORTEST, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65673, 516, 4580},
    /*   1 : ORTEST kreg8,kreg8 [rm:       evex.l0.0f.ko8 98 /r              ] ND,SM0-1,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(98) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_ORTEST, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30118, 517, 4580},
    /*   2 : ORTEST kreg16,kreg16 [rm:       vex.l0.0f.ko16 98 /r             ] ND,SM0-1,ZU,FL,AVX512F,FUTURE */
        /* 270(001 000) 001(98) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512F,FUTURE */
        {I_ORTEST, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65680, 528, 4581},
    /*   3 : ORTEST kreg16,kreg16 [rm:       evex.l0.0f.ko16 98 /r             ] ND,SM0-1,ZU,FL,AVX512F,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(98) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_ORTEST, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30127, 529, 4581},
    /*   4 : ORTEST kreg32,kreg32 [rm:       vex.l0.0f.ko32 98 /r             ] SM0,ND,SM1,ZU,FL,AVX512BW,FUTURE */
        /* 270(001 201) 001(98) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_ORTEST, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65687, 520, 4582},
    /*   5 : ORTEST kreg32,kreg32 [rm:       evex.l0.0f.ko32 98 /r             ] SM0,ND,SM1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(98) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ORTEST, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30136, 521, 4582},
    /*   6 : ORTEST kreg64,kreg64 [rm:       vex.l0.0f.ko64 98 /r             ] ND,SM0-1,ZU,FL,AVX512BW,FUTURE */
        /* 270(001 200) 001(98) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_ORTEST, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65694, 520, 4583},
    /*   7 : ORTEST kreg64,kreg64 [rm:       evex.l0.0f.ko64 98 /r             ] ND,SM0-1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(98) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_ORTEST, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30145, 521, 4583},
};

static const struct itemplate instrux_KSHIFTLB[2] = {
    /*   0 : KSHIFTLB kreg8,kreg8,imm8 [rmi:      vex.l0.66.0f3a.w0 32 /r ib       ] ZU,AVX512DQ,FUTURE */
        /* 270(003 001) 001(32) 110 022 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KSHIFTLB, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54715, 498, 4584},
    /*   1 : KSHIFTLB kreg8,kreg8,imm8 [rmi:      evex.l0.66.0f3a.w0 32 /r ib       ] ZU,AVX512DQ,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(32) 110 022 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KSHIFTLB, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18053, 499, 4584},
};

static const struct itemplate instrux_KSHIFTLW[2] = {
    /*   0 : KSHIFTLW kreg16,kreg16,imm8 [rmi:      vex.l0.66.0f3a.w1 32 /r ib       ] ZU,AVX512F,FUTURE */
        /* 270(003 201) 001(32) 110 022 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KSHIFTLW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54723, 500, 4585},
    /*   1 : KSHIFTLW kreg16,kreg16,imm8 [rmi:      evex.l0.66.0f3a.w1 32 /r ib       ] ZU,AVX512F,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(32) 110 022 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KSHIFTLW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18063, 501, 4585},
};

static const struct itemplate instrux_KSHIFTLD[2] = {
    /*   0 : KSHIFTLD kreg32,kreg32,imm8 [rmi:      vex.l0.66.0f3a.w0 33 /r ib       ] ZU,AVX512BW,FUTURE */
        /* 270(003 001) 001(33) 110 022 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KSHIFTLD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54731, 502, 4586},
    /*   1 : KSHIFTLD kreg32,kreg32,imm8 [rmi:      evex.l0.66.0f3a.w0 33 /r ib       ] ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(33) 110 022 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KSHIFTLD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18073, 503, 4586},
};

static const struct itemplate instrux_KSHIFTLQ[2] = {
    /*   0 : KSHIFTLQ kreg64,kreg64,imm8 [rmi:      vex.l0.66.0f3a.w1 33 /r ib       ] ZU,AVX512BW,FUTURE */
        /* 270(003 201) 001(33) 110 022 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KSHIFTLQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54739, 502, 4587},
    /*   1 : KSHIFTLQ kreg64,kreg64,imm8 [rmi:      evex.l0.66.0f3a.w1 33 /r ib       ] ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(33) 110 022 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KSHIFTLQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18083, 503, 4587},
};

static const struct itemplate instrux_KSHIFTL[8] = {
    /*   0 : KSHIFTL kreg8,kreg8,imm8 [rmi:      vex.l0.66.0f3a.w0 32 /r ib       ] ND,SM0-1,ZU,AVX512DQ,FUTURE */
        /* 270(003 001) 001(32) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KSHIFTL, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54715, 508, 4588},
    /*   1 : KSHIFTL kreg8,kreg8,imm8 [rmi:      evex.l0.66.0f3a.w0 32 /r ib       ] ND,SM0-1,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(32) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KSHIFTL, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18053, 509, 4588},
    /*   2 : KSHIFTL kreg16,kreg16,imm8 [rmi:      vex.l0.66.0f3a.w1 32 /r ib       ] SM0,ND,SM1,ZU,AVX512F,FUTURE */
        /* 270(003 201) 001(32) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KSHIFTL, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54723, 524, 4589},
    /*   3 : KSHIFTL kreg16,kreg16,imm8 [rmi:      evex.l0.66.0f3a.w1 32 /r ib       ] SM0,ND,SM1,ZU,AVX512F,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(32) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KSHIFTL, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18063, 525, 4589},
    /*   4 : KSHIFTL kreg32,kreg32,imm8 [rmi:      vex.l0.66.0f3a.w0 33 /r ib       ] SM0,ND,SM1,ZU,AVX512BW,FUTURE */
        /* 270(003 001) 001(33) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KSHIFTL, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54731, 512, 4590},
    /*   5 : KSHIFTL kreg32,kreg32,imm8 [rmi:      evex.l0.66.0f3a.w0 33 /r ib       ] SM0,ND,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(33) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KSHIFTL, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18073, 513, 4590},
    /*   6 : KSHIFTL kreg64,kreg64,imm8 [rmi:      vex.l0.66.0f3a.w1 33 /r ib       ] SM0,ND,SM1,ZU,AVX512BW,FUTURE */
        /* 270(003 201) 001(33) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KSHIFTL, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54739, 512, 4591},
    /*   7 : KSHIFTL kreg64,kreg64,imm8 [rmi:      evex.l0.66.0f3a.w1 33 /r ib       ] SM0,ND,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(33) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KSHIFTL, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18083, 513, 4591},
};

static const struct itemplate instrux_SHIFTLB[2] = {
    /*   0 : SHIFTLB kreg8,kreg8,imm8 [rmi:      vex.l0.66.0f3a.w0 32 /r ib       ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(003 001) 001(32) 110 022 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_SHIFTLB, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54715, 498, 4592},
    /*   1 : SHIFTLB kreg8,kreg8,imm8 [rmi:      evex.l0.66.0f3a.w0 32 /r ib       ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(32) 110 022 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_SHIFTLB, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18053, 499, 4592},
};

static const struct itemplate instrux_SHIFTLW[2] = {
    /*   0 : SHIFTLW kreg16,kreg16,imm8 [rmi:      vex.l0.66.0f3a.w1 32 /r ib       ] ND,ZU,AVX512F,FUTURE */
        /* 270(003 201) 001(32) 110 022 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_SHIFTLW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54723, 500, 4593},
    /*   1 : SHIFTLW kreg16,kreg16,imm8 [rmi:      evex.l0.66.0f3a.w1 32 /r ib       ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(32) 110 022 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_SHIFTLW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18063, 501, 4593},
};

static const struct itemplate instrux_SHIFTLD[2] = {
    /*   0 : SHIFTLD kreg32,kreg32,imm8 [rmi:      vex.l0.66.0f3a.w0 33 /r ib       ] ND,ZU,AVX512BW,FUTURE */
        /* 270(003 001) 001(33) 110 022 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_SHIFTLD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54731, 502, 4594},
    /*   1 : SHIFTLD kreg32,kreg32,imm8 [rmi:      evex.l0.66.0f3a.w0 33 /r ib       ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(33) 110 022 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_SHIFTLD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18073, 503, 4594},
};

static const struct itemplate instrux_SHIFTLQ[2] = {
    /*   0 : SHIFTLQ kreg64,kreg64,imm8 [rmi:      vex.l0.66.0f3a.w1 33 /r ib       ] ND,ZU,AVX512BW,FUTURE */
        /* 270(003 201) 001(33) 110 022 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_SHIFTLQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54739, 502, 4595},
    /*   1 : SHIFTLQ kreg64,kreg64,imm8 [rmi:      evex.l0.66.0f3a.w1 33 /r ib       ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(33) 110 022 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_SHIFTLQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18083, 503, 4595},
};

static const struct itemplate instrux_SHIFTL[8] = {
    /*   0 : SHIFTL kreg8,kreg8,imm8 [rmi:      vex.l0.66.0f3a.w0 32 /r ib       ] ND,SM0-1,ZU,AVX512DQ,FUTURE */
        /* 270(003 001) 001(32) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_SHIFTL, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54715, 508, 4596},
    /*   1 : SHIFTL kreg8,kreg8,imm8 [rmi:      evex.l0.66.0f3a.w0 32 /r ib       ] ND,SM0-1,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(32) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_SHIFTL, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18053, 509, 4596},
    /*   2 : SHIFTL kreg16,kreg16,imm8 [rmi:      vex.l0.66.0f3a.w1 32 /r ib       ] ND,SM0-1,ZU,AVX512F,FUTURE */
        /* 270(003 201) 001(32) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_SHIFTL, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54723, 524, 4597},
    /*   3 : SHIFTL kreg16,kreg16,imm8 [rmi:      evex.l0.66.0f3a.w1 32 /r ib       ] ND,SM0-1,ZU,AVX512F,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(32) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_SHIFTL, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18063, 525, 4597},
    /*   4 : SHIFTL kreg32,kreg32,imm8 [rmi:      vex.l0.66.0f3a.w0 33 /r ib       ] ND,SM0-1,ZU,AVX512BW,FUTURE */
        /* 270(003 001) 001(33) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_SHIFTL, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54731, 512, 4598},
    /*   5 : SHIFTL kreg32,kreg32,imm8 [rmi:      evex.l0.66.0f3a.w0 33 /r ib       ] ND,SM0-1,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(33) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_SHIFTL, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18073, 513, 4598},
    /*   6 : SHIFTL kreg64,kreg64,imm8 [rmi:      vex.l0.66.0f3a.w1 33 /r ib       ] SM0,ND,SM1,ZU,AVX512BW,FUTURE */
        /* 270(003 201) 001(33) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_SHIFTL, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54739, 512, 4599},
    /*   7 : SHIFTL kreg64,kreg64,imm8 [rmi:      evex.l0.66.0f3a.w1 33 /r ib       ] SM0,ND,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(33) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_SHIFTL, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18083, 513, 4599},
};

static const struct itemplate instrux_KSHLB[2] = {
    /*   0 : KSHLB kreg8,kreg8,imm8 [rmi:      vex.l0.66.0f3a.w0 32 /r ib       ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(003 001) 001(32) 110 022 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KSHLB, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54715, 498, 4600},
    /*   1 : KSHLB kreg8,kreg8,imm8 [rmi:      evex.l0.66.0f3a.w0 32 /r ib       ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(32) 110 022 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KSHLB, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18053, 499, 4600},
};

static const struct itemplate instrux_KSHLW[2] = {
    /*   0 : KSHLW kreg16,kreg16,imm8 [rmi:      vex.l0.66.0f3a.w1 32 /r ib       ] ND,ZU,AVX512F,FUTURE */
        /* 270(003 201) 001(32) 110 022 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KSHLW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54723, 500, 4601},
    /*   1 : KSHLW kreg16,kreg16,imm8 [rmi:      evex.l0.66.0f3a.w1 32 /r ib       ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(32) 110 022 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KSHLW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18063, 501, 4601},
};

static const struct itemplate instrux_KSHLD[2] = {
    /*   0 : KSHLD kreg32,kreg32,imm8 [rmi:      vex.l0.66.0f3a.w0 33 /r ib       ] ND,ZU,AVX512BW,FUTURE */
        /* 270(003 001) 001(33) 110 022 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KSHLD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54731, 502, 4602},
    /*   1 : KSHLD kreg32,kreg32,imm8 [rmi:      evex.l0.66.0f3a.w0 33 /r ib       ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(33) 110 022 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KSHLD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18073, 503, 4602},
};

static const struct itemplate instrux_KSHLQ[2] = {
    /*   0 : KSHLQ kreg64,kreg64,imm8 [rmi:      vex.l0.66.0f3a.w1 33 /r ib       ] ND,ZU,AVX512BW,FUTURE */
        /* 270(003 201) 001(33) 110 022 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KSHLQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54739, 502, 4603},
    /*   1 : KSHLQ kreg64,kreg64,imm8 [rmi:      evex.l0.66.0f3a.w1 33 /r ib       ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(33) 110 022 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KSHLQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18083, 503, 4603},
};

static const struct itemplate instrux_KSHL[8] = {
    /*   0 : KSHL kreg8,kreg8,imm8 [rmi:      vex.l0.66.0f3a.w0 32 /r ib       ] ND,SM0-1,ZU,AVX512DQ,FUTURE */
        /* 270(003 001) 001(32) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KSHL, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54715, 508, 4604},
    /*   1 : KSHL kreg8,kreg8,imm8 [rmi:      evex.l0.66.0f3a.w0 32 /r ib       ] ND,SM0-1,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(32) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KSHL, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18053, 509, 4604},
    /*   2 : KSHL kreg16,kreg16,imm8 [rmi:      vex.l0.66.0f3a.w1 32 /r ib       ] SM0,ND,SM1,ZU,AVX512F,FUTURE */
        /* 270(003 201) 001(32) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KSHL, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54723, 524, 4605},
    /*   3 : KSHL kreg16,kreg16,imm8 [rmi:      evex.l0.66.0f3a.w1 32 /r ib       ] SM0,ND,SM1,ZU,AVX512F,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(32) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KSHL, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18063, 525, 4605},
    /*   4 : KSHL kreg32,kreg32,imm8 [rmi:      vex.l0.66.0f3a.w0 33 /r ib       ] SM0,ND,SM1,ZU,AVX512BW,FUTURE */
        /* 270(003 001) 001(33) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KSHL, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54731, 512, 4606},
    /*   5 : KSHL kreg32,kreg32,imm8 [rmi:      evex.l0.66.0f3a.w0 33 /r ib       ] SM0,ND,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(33) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KSHL, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18073, 513, 4606},
    /*   6 : KSHL kreg64,kreg64,imm8 [rmi:      vex.l0.66.0f3a.w1 33 /r ib       ] ND,SM0-1,ZU,AVX512BW,FUTURE */
        /* 270(003 201) 001(33) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KSHL, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54739, 512, 4607},
    /*   7 : KSHL kreg64,kreg64,imm8 [rmi:      evex.l0.66.0f3a.w1 33 /r ib       ] ND,SM0-1,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(33) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KSHL, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18083, 513, 4607},
};

static const struct itemplate instrux_SHLB[2] = {
    /*   0 : SHLB kreg8,kreg8,imm8 [rmi:      vex.l0.66.0f3a.w0 32 /r ib       ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(003 001) 001(32) 110 022 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_SHLB, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54715, 498, 4608},
    /*   1 : SHLB kreg8,kreg8,imm8 [rmi:      evex.l0.66.0f3a.w0 32 /r ib       ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(32) 110 022 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_SHLB, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18053, 499, 4608},
};

static const struct itemplate instrux_SHLW[2] = {
    /*   0 : SHLW kreg16,kreg16,imm8 [rmi:      vex.l0.66.0f3a.w1 32 /r ib       ] ND,ZU,AVX512F,FUTURE */
        /* 270(003 201) 001(32) 110 022 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_SHLW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54723, 500, 4609},
    /*   1 : SHLW kreg16,kreg16,imm8 [rmi:      evex.l0.66.0f3a.w1 32 /r ib       ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(32) 110 022 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_SHLW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18063, 501, 4609},
};

static const struct itemplate instrux_SHLQ[2] = {
    /*   0 : SHLQ kreg64,kreg64,imm8 [rmi:      vex.l0.66.0f3a.w1 33 /r ib       ] ND,ZU,AVX512BW,FUTURE */
        /* 270(003 201) 001(33) 110 022 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_SHLQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54739, 502, 4611},
    /*   1 : SHLQ kreg64,kreg64,imm8 [rmi:      evex.l0.66.0f3a.w1 33 /r ib       ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(33) 110 022 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_SHLQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18083, 503, 4611},
};

static const struct itemplate instrux_KSHIFTRB[2] = {
    /*   0 : KSHIFTRB kreg8,kreg8,imm8 [rmi:      vex.l0.66.0f3a.w0 30 /r ib       ] ZU,AVX512DQ,FUTURE */
        /* 270(003 001) 001(30) 110 022 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KSHIFTRB, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54747, 498, 4616},
    /*   1 : KSHIFTRB kreg8,kreg8,imm8 [rmi:      evex.l0.66.0f3a.w0 30 /r ib       ] ZU,AVX512DQ,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(30) 110 022 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KSHIFTRB, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18093, 499, 4616},
};

static const struct itemplate instrux_KSHIFTRW[2] = {
    /*   0 : KSHIFTRW kreg16,kreg16,imm8 [rmi:      vex.l0.66.0f3a.w1 30 /r ib       ] ZU,AVX512F,FUTURE */
        /* 270(003 201) 001(30) 110 022 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KSHIFTRW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54755, 500, 4617},
    /*   1 : KSHIFTRW kreg16,kreg16,imm8 [rmi:      evex.l0.66.0f3a.w1 30 /r ib       ] ZU,AVX512F,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(30) 110 022 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KSHIFTRW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18103, 501, 4617},
};

static const struct itemplate instrux_KSHIFTRD[2] = {
    /*   0 : KSHIFTRD kreg32,kreg32,imm8 [rmi:      vex.l0.66.0f3a.w0 31 /r ib       ] ZU,AVX512BW,FUTURE */
        /* 270(003 001) 001(31) 110 022 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KSHIFTRD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54763, 502, 4618},
    /*   1 : KSHIFTRD kreg32,kreg32,imm8 [rmi:      evex.l0.66.0f3a.w0 31 /r ib       ] ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(31) 110 022 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KSHIFTRD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18113, 503, 4618},
};

static const struct itemplate instrux_KSHIFTRQ[2] = {
    /*   0 : KSHIFTRQ kreg64,kreg64,imm8 [rmi:      vex.l0.66.0f3a.w1 31 /r ib       ] ZU,AVX512BW,FUTURE */
        /* 270(003 201) 001(31) 110 022 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KSHIFTRQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54771, 502, 4619},
    /*   1 : KSHIFTRQ kreg64,kreg64,imm8 [rmi:      evex.l0.66.0f3a.w1 31 /r ib       ] ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(31) 110 022 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KSHIFTRQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18123, 503, 4619},
};

static const struct itemplate instrux_KSHIFTR[8] = {
    /*   0 : KSHIFTR kreg8,kreg8,imm8 [rmi:      vex.l0.66.0f3a.w0 30 /r ib       ] ND,SM0-1,ZU,AVX512DQ,FUTURE */
        /* 270(003 001) 001(30) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KSHIFTR, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54747, 508, 4620},
    /*   1 : KSHIFTR kreg8,kreg8,imm8 [rmi:      evex.l0.66.0f3a.w0 30 /r ib       ] ND,SM0-1,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(30) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KSHIFTR, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18093, 509, 4620},
    /*   2 : KSHIFTR kreg16,kreg16,imm8 [rmi:      vex.l0.66.0f3a.w1 30 /r ib       ] ND,SM0-1,ZU,AVX512F,FUTURE */
        /* 270(003 201) 001(30) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KSHIFTR, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54755, 524, 4621},
    /*   3 : KSHIFTR kreg16,kreg16,imm8 [rmi:      evex.l0.66.0f3a.w1 30 /r ib       ] ND,SM0-1,ZU,AVX512F,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(30) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KSHIFTR, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18103, 525, 4621},
    /*   4 : KSHIFTR kreg32,kreg32,imm8 [rmi:      vex.l0.66.0f3a.w0 31 /r ib       ] ND,SM0-1,ZU,AVX512BW,FUTURE */
        /* 270(003 001) 001(31) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KSHIFTR, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54763, 512, 4622},
    /*   5 : KSHIFTR kreg32,kreg32,imm8 [rmi:      evex.l0.66.0f3a.w0 31 /r ib       ] ND,SM0-1,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(31) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KSHIFTR, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18113, 513, 4622},
    /*   6 : KSHIFTR kreg64,kreg64,imm8 [rmi:      vex.l0.66.0f3a.w1 31 /r ib       ] ND,SM0-1,ZU,AVX512BW,FUTURE */
        /* 270(003 201) 001(31) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KSHIFTR, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54771, 512, 4623},
    /*   7 : KSHIFTR kreg64,kreg64,imm8 [rmi:      evex.l0.66.0f3a.w1 31 /r ib       ] ND,SM0-1,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(31) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KSHIFTR, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18123, 513, 4623},
};

static const struct itemplate instrux_SHIFTRB[2] = {
    /*   0 : SHIFTRB kreg8,kreg8,imm8 [rmi:      vex.l0.66.0f3a.w0 30 /r ib       ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(003 001) 001(30) 110 022 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_SHIFTRB, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54747, 498, 4624},
    /*   1 : SHIFTRB kreg8,kreg8,imm8 [rmi:      evex.l0.66.0f3a.w0 30 /r ib       ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(30) 110 022 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_SHIFTRB, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18093, 499, 4624},
};

static const struct itemplate instrux_SHIFTRW[2] = {
    /*   0 : SHIFTRW kreg16,kreg16,imm8 [rmi:      vex.l0.66.0f3a.w1 30 /r ib       ] ND,ZU,AVX512F,FUTURE */
        /* 270(003 201) 001(30) 110 022 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_SHIFTRW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54755, 500, 4625},
    /*   1 : SHIFTRW kreg16,kreg16,imm8 [rmi:      evex.l0.66.0f3a.w1 30 /r ib       ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(30) 110 022 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_SHIFTRW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18103, 501, 4625},
};

static const struct itemplate instrux_SHIFTRD[2] = {
    /*   0 : SHIFTRD kreg32,kreg32,imm8 [rmi:      vex.l0.66.0f3a.w0 31 /r ib       ] ND,ZU,AVX512BW,FUTURE */
        /* 270(003 001) 001(31) 110 022 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_SHIFTRD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54763, 502, 4626},
    /*   1 : SHIFTRD kreg32,kreg32,imm8 [rmi:      evex.l0.66.0f3a.w0 31 /r ib       ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(31) 110 022 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_SHIFTRD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18113, 503, 4626},
};

static const struct itemplate instrux_SHIFTRQ[2] = {
    /*   0 : SHIFTRQ kreg64,kreg64,imm8 [rmi:      vex.l0.66.0f3a.w1 31 /r ib       ] ND,ZU,AVX512BW,FUTURE */
        /* 270(003 201) 001(31) 110 022 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_SHIFTRQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54771, 502, 4627},
    /*   1 : SHIFTRQ kreg64,kreg64,imm8 [rmi:      evex.l0.66.0f3a.w1 31 /r ib       ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(31) 110 022 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_SHIFTRQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18123, 503, 4627},
};

static const struct itemplate instrux_SHIFTR[8] = {
    /*   0 : SHIFTR kreg8,kreg8,imm8 [rmi:      vex.l0.66.0f3a.w0 30 /r ib       ] SM0,ND,SM1,ZU,AVX512DQ,FUTURE */
        /* 270(003 001) 001(30) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_SHIFTR, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54747, 508, 4628},
    /*   1 : SHIFTR kreg8,kreg8,imm8 [rmi:      evex.l0.66.0f3a.w0 30 /r ib       ] SM0,ND,SM1,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(30) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_SHIFTR, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18093, 509, 4628},
    /*   2 : SHIFTR kreg16,kreg16,imm8 [rmi:      vex.l0.66.0f3a.w1 30 /r ib       ] SM0,ND,SM1,ZU,AVX512F,FUTURE */
        /* 270(003 201) 001(30) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_SHIFTR, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54755, 524, 4629},
    /*   3 : SHIFTR kreg16,kreg16,imm8 [rmi:      evex.l0.66.0f3a.w1 30 /r ib       ] SM0,ND,SM1,ZU,AVX512F,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(30) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_SHIFTR, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18103, 525, 4629},
    /*   4 : SHIFTR kreg32,kreg32,imm8 [rmi:      vex.l0.66.0f3a.w0 31 /r ib       ] ND,SM0-1,ZU,AVX512BW,FUTURE */
        /* 270(003 001) 001(31) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_SHIFTR, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54763, 512, 4630},
    /*   5 : SHIFTR kreg32,kreg32,imm8 [rmi:      evex.l0.66.0f3a.w0 31 /r ib       ] ND,SM0-1,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(31) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_SHIFTR, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18113, 513, 4630},
    /*   6 : SHIFTR kreg64,kreg64,imm8 [rmi:      vex.l0.66.0f3a.w1 31 /r ib       ] ND,SM0-1,ZU,AVX512BW,FUTURE */
        /* 270(003 201) 001(31) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_SHIFTR, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54771, 512, 4631},
    /*   7 : SHIFTR kreg64,kreg64,imm8 [rmi:      evex.l0.66.0f3a.w1 31 /r ib       ] ND,SM0-1,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(31) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_SHIFTR, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18123, 513, 4631},
};

static const struct itemplate instrux_KSHRB[2] = {
    /*   0 : KSHRB kreg8,kreg8,imm8 [rmi:      vex.l0.66.0f3a.w0 30 /r ib       ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(003 001) 001(30) 110 022 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KSHRB, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54747, 498, 4632},
    /*   1 : KSHRB kreg8,kreg8,imm8 [rmi:      evex.l0.66.0f3a.w0 30 /r ib       ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(30) 110 022 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KSHRB, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18093, 499, 4632},
};

static const struct itemplate instrux_KSHRW[2] = {
    /*   0 : KSHRW kreg16,kreg16,imm8 [rmi:      vex.l0.66.0f3a.w1 30 /r ib       ] ND,ZU,AVX512F,FUTURE */
        /* 270(003 201) 001(30) 110 022 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KSHRW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54755, 500, 4633},
    /*   1 : KSHRW kreg16,kreg16,imm8 [rmi:      evex.l0.66.0f3a.w1 30 /r ib       ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(30) 110 022 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KSHRW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18103, 501, 4633},
};

static const struct itemplate instrux_KSHRD[2] = {
    /*   0 : KSHRD kreg32,kreg32,imm8 [rmi:      vex.l0.66.0f3a.w0 31 /r ib       ] ND,ZU,AVX512BW,FUTURE */
        /* 270(003 001) 001(31) 110 022 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KSHRD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54763, 502, 4634},
    /*   1 : KSHRD kreg32,kreg32,imm8 [rmi:      evex.l0.66.0f3a.w0 31 /r ib       ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(31) 110 022 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KSHRD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18113, 503, 4634},
};

static const struct itemplate instrux_KSHRQ[2] = {
    /*   0 : KSHRQ kreg64,kreg64,imm8 [rmi:      vex.l0.66.0f3a.w1 31 /r ib       ] ND,ZU,AVX512BW,FUTURE */
        /* 270(003 201) 001(31) 110 022 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KSHRQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54771, 502, 4635},
    /*   1 : KSHRQ kreg64,kreg64,imm8 [rmi:      evex.l0.66.0f3a.w1 31 /r ib       ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(31) 110 022 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KSHRQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18123, 503, 4635},
};

static const struct itemplate instrux_KSHR[8] = {
    /*   0 : KSHR kreg8,kreg8,imm8 [rmi:      vex.l0.66.0f3a.w0 30 /r ib       ] SM0,ND,SM1,ZU,AVX512DQ,FUTURE */
        /* 270(003 001) 001(30) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KSHR, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54747, 508, 4636},
    /*   1 : KSHR kreg8,kreg8,imm8 [rmi:      evex.l0.66.0f3a.w0 30 /r ib       ] SM0,ND,SM1,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(30) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KSHR, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18093, 509, 4636},
    /*   2 : KSHR kreg16,kreg16,imm8 [rmi:      vex.l0.66.0f3a.w1 30 /r ib       ] SM0,ND,SM1,ZU,AVX512F,FUTURE */
        /* 270(003 201) 001(30) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KSHR, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54755, 524, 4637},
    /*   3 : KSHR kreg16,kreg16,imm8 [rmi:      evex.l0.66.0f3a.w1 30 /r ib       ] SM0,ND,SM1,ZU,AVX512F,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(30) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KSHR, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18103, 525, 4637},
    /*   4 : KSHR kreg32,kreg32,imm8 [rmi:      vex.l0.66.0f3a.w0 31 /r ib       ] SM0,ND,SM1,ZU,AVX512BW,FUTURE */
        /* 270(003 001) 001(31) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KSHR, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54763, 512, 4638},
    /*   5 : KSHR kreg32,kreg32,imm8 [rmi:      evex.l0.66.0f3a.w0 31 /r ib       ] SM0,ND,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(31) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KSHR, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18113, 513, 4638},
    /*   6 : KSHR kreg64,kreg64,imm8 [rmi:      vex.l0.66.0f3a.w1 31 /r ib       ] ND,SM0-1,ZU,AVX512BW,FUTURE */
        /* 270(003 201) 001(31) 110 022 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KSHR, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54771, 512, 4639},
    /*   7 : KSHR kreg64,kreg64,imm8 [rmi:      evex.l0.66.0f3a.w1 31 /r ib       ] ND,SM0-1,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(31) 110 022 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KSHR, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18123, 513, 4639},
};

static const struct itemplate instrux_SHRB[2] = {
    /*   0 : SHRB kreg8,kreg8,imm8 [rmi:      vex.l0.66.0f3a.w0 30 /r ib       ] ND,ZU,AVX512DQ,FUTURE */
        /* 270(003 001) 001(30) 110 022 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_SHRB, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54747, 498, 4640},
    /*   1 : SHRB kreg8,kreg8,imm8 [rmi:      evex.l0.66.0f3a.w0 30 /r ib       ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 250(f3 7d 08) 300 001(30) 110 022 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_SHRB, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18093, 499, 4640},
};

static const struct itemplate instrux_SHRW[2] = {
    /*   0 : SHRW kreg16,kreg16,imm8 [rmi:      vex.l0.66.0f3a.w1 30 /r ib       ] ND,ZU,AVX512F,FUTURE */
        /* 270(003 201) 001(30) 110 022 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_SHRW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54755, 500, 4641},
    /*   1 : SHRW kreg16,kreg16,imm8 [rmi:      evex.l0.66.0f3a.w1 30 /r ib       ] ND,ZU,AVX512F,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(30) 110 022 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_SHRW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18103, 501, 4641},
};

static const struct itemplate instrux_SHRQ[2] = {
    /*   0 : SHRQ kreg64,kreg64,imm8 [rmi:      vex.l0.66.0f3a.w1 31 /r ib       ] ND,ZU,AVX512BW,FUTURE */
        /* 270(003 201) 001(31) 110 022 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_SHRQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54771, 502, 4643},
    /*   1 : SHRQ kreg64,kreg64,imm8 [rmi:      evex.l0.66.0f3a.w1 31 /r ib       ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 250(f3 fd 08) 300 001(31) 110 022 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_SHRQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+18123, 503, 4643},
};

static const struct itemplate instrux_KTESTB[2] = {
    /*   0 : KTESTB kreg8,kreg8 [rm:       vex.l0.0f.ko8 99 /r              ] ZU,FL,AVX512DQ,FUTURE */
        /* 270(001 001) 001(99) 110 : NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_KTESTB, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65701, 536, 4648},
    /*   1 : KTESTB kreg8,kreg8 [rm:       evex.l0.0f.ko8 99 /r              ] ZU,FL,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(99) 110 : ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KTESTB, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30154, 537, 4648},
};

static const struct itemplate instrux_KTESTW[2] = {
    /*   0 : KTESTW kreg16,kreg16 [rm:       vex.l0.0f.ko16 99 /r             ] ZU,FL,AVX512DQ,FUTURE */
        /* 270(001 000) 001(99) 110 : NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_KTESTW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65708, 536, 4649},
    /*   1 : KTESTW kreg16,kreg16 [rm:       evex.l0.0f.ko16 99 /r             ] ZU,FL,AVX512DQ,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(99) 110 : ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KTESTW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30163, 537, 4649},
};

static const struct itemplate instrux_KTESTD[2] = {
    /*   0 : KTESTD kreg32,kreg32 [rm:       vex.l0.0f.ko32 99 /r             ] ZU,FL,AVX512BW,FUTURE */
        /* 270(001 201) 001(99) 110 : NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_KTESTD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65715, 540, 4650},
    /*   1 : KTESTD kreg32,kreg32 [rm:       evex.l0.0f.ko32 99 /r             ] ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(99) 110 : ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KTESTD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30172, 541, 4650},
};

static const struct itemplate instrux_KTESTQ[2] = {
    /*   0 : KTESTQ kreg64,kreg64 [rm:       vex.l0.0f.ko64 99 /r             ] ZU,FL,AVX512BW,FUTURE */
        /* 270(001 200) 001(99) 110 : NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_KTESTQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65722, 540, 4651},
    /*   1 : KTESTQ kreg64,kreg64 [rm:       evex.l0.0f.ko64 99 /r             ] ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(99) 110 : ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KTESTQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30181, 541, 4651},
};

static const struct itemplate instrux_KTEST[8] = {
    /*   0 : KTEST kreg8,kreg8 [rm:       vex.l0.0f.ko8 99 /r              ] SM0,ND,SM1,ZU,FL,AVX512DQ,FUTURE */
        /* 270(001 001) 001(99) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_KTEST, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65701, 516, 4652},
    /*   1 : KTEST kreg8,kreg8 [rm:       evex.l0.0f.ko8 99 /r              ] SM0,ND,SM1,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(99) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KTEST, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30154, 517, 4652},
    /*   2 : KTEST kreg16,kreg16 [rm:       vex.l0.0f.ko16 99 /r             ] SM0,ND,SM1,ZU,FL,AVX512DQ,FUTURE */
        /* 270(001 000) 001(99) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_KTEST, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65708, 516, 4653},
    /*   3 : KTEST kreg16,kreg16 [rm:       evex.l0.0f.ko16 99 /r             ] SM0,ND,SM1,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(99) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KTEST, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30163, 517, 4653},
    /*   4 : KTEST kreg32,kreg32 [rm:       vex.l0.0f.ko32 99 /r             ] ND,SM0-1,ZU,FL,AVX512BW,FUTURE */
        /* 270(001 201) 001(99) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_KTEST, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65715, 520, 4654},
    /*   5 : KTEST kreg32,kreg32 [rm:       evex.l0.0f.ko32 99 /r             ] ND,SM0-1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(99) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KTEST, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30172, 521, 4654},
    /*   6 : KTEST kreg64,kreg64 [rm:       vex.l0.0f.ko64 99 /r             ] ND,SM0-1,ZU,FL,AVX512BW,FUTURE */
        /* 270(001 200) 001(99) 110 : SM0,SM1,NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_KTEST, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65722, 520, 4655},
    /*   7 : KTEST kreg64,kreg64 [rm:       evex.l0.0f.ko64 99 /r             ] ND,SM0-1,ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(99) 110 : SM0,SM1,ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KTEST, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30181, 521, 4655},
};

static const struct itemplate instrux_TESTB[2] = {
    /*   0 : TESTB kreg8,kreg8 [rm:       vex.l0.0f.ko8 99 /r              ] ND,ZU,FL,AVX512DQ,FUTURE */
        /* 270(001 001) 001(99) 110 : NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_TESTB, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65701, 536, 4656},
    /*   1 : TESTB kreg8,kreg8 [rm:       evex.l0.0f.ko8 99 /r              ] ND,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 250(f1 7d 08) 300 001(99) 110 : ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_TESTB, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30154, 537, 4656},
};

static const struct itemplate instrux_TESTW[2] = {
    /*   0 : TESTW kreg16,kreg16 [rm:       vex.l0.0f.ko16 99 /r             ] ND,ZU,FL,AVX512DQ,FUTURE */
        /* 270(001 000) 001(99) 110 : NOAPX,ZU,FL,VEX,AVX512DQ,FUTURE */
        {I_TESTW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65708, 536, 4657},
    /*   1 : TESTW kreg16,kreg16 [rm:       evex.l0.0f.ko16 99 /r             ] ND,ZU,FL,AVX512DQ,FUTURE,APX */
        /* 250(f1 7c 08) 300 001(99) 110 : ZU,LONG,FL,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_TESTW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30163, 537, 4657},
};

static const struct itemplate instrux_TESTD[2] = {
    /*   0 : TESTD kreg32,kreg32 [rm:       vex.l0.0f.ko32 99 /r             ] ND,ZU,FL,AVX512BW,FUTURE */
        /* 270(001 201) 001(99) 110 : NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_TESTD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65715, 540, 4658},
    /*   1 : TESTD kreg32,kreg32 [rm:       evex.l0.0f.ko32 99 /r             ] ND,ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f1 fd 08) 300 001(99) 110 : ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_TESTD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30172, 541, 4658},
};

static const struct itemplate instrux_TESTQ[2] = {
    /*   0 : TESTQ kreg64,kreg64 [rm:       vex.l0.0f.ko64 99 /r             ] ND,ZU,FL,AVX512BW,FUTURE */
        /* 270(001 200) 001(99) 110 : NOAPX,ZU,FL,VEX,AVX512BW,FUTURE */
        {I_TESTQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65722, 540, 4659},
    /*   1 : TESTQ kreg64,kreg64 [rm:       evex.l0.0f.ko64 99 /r             ] ND,ZU,FL,AVX512BW,FUTURE,APX */
        /* 250(f1 fc 08) 300 001(99) 110 : ZU,LONG,FL,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_TESTQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30181, 541, 4659},
};

static const struct itemplate instrux_KUNPCKBW[4] = {
    /*   0 : KUNPCKBW kreg16,kreg8*,kreg8 [rvm:      vex.nds.l1.66.0f.w0 4b /r        ] ZU,AVX512F,FUTURE */
        /* 261(001 005) 001(4b) 120 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KUNPCKBW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65729, 500, 4664},
    /*   1 : KUNPCKBW kreg16,kreg8*,kreg8 [rvm:      evex.nds.l1.66.0f.w0 4b /r        ] ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(4b) 120 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KUNPCKBW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+30190, 501, 4664},
    /*   2 : KUNPCKBW kreg16,kreg8 [r+vm:      vex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE */
        /* 260(001 005) 001(4b) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KUNPCKBW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65736, 500, 4664},
    /*   3 : KUNPCKBW kreg16,kreg8 [r+vm:      evex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(4b) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KUNPCKBW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30199, 501, 4664},
};

static const struct itemplate instrux_KUNPCKW[4] = {
    /*   0 : KUNPCKW kreg16,kreg8*,kreg8 [rvm:      vex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE */
        /* 261(001 005) 001(4b) 120 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KUNPCKW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65729, 500, 4665},
    /*   1 : KUNPCKW kreg16,kreg8*,kreg8 [rvm:      evex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(4b) 120 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KUNPCKW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+30190, 501, 4665},
    /*   2 : KUNPCKW kreg16,kreg8 [r+vm:      vex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE */
        /* 260(001 005) 001(4b) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KUNPCKW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65736, 500, 4665},
    /*   3 : KUNPCKW kreg16,kreg8 [r+vm:      evex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(4b) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KUNPCKW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30199, 501, 4665},
};

static const struct itemplate instrux_KUNPCK[12] = {
    /*   0 : KUNPCK kreg16,kreg8*,kreg8 [rvm:      vex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE */
        /* 261(001 005) 001(4b) 120 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KUNPCK, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65729, 500, 4666},
    /*   1 : KUNPCK kreg16,kreg8*,kreg8 [rvm:      evex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(4b) 120 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KUNPCK, 3, {OPMASKREG|BITS16,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+30190, 501, 4666},
    /*   2 : KUNPCK kreg16,kreg8 [r+vm:      vex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE */
        /* 260(001 005) 001(4b) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KUNPCK, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65736, 500, 4666},
    /*   3 : KUNPCK kreg16,kreg8 [r+vm:      evex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(4b) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KUNPCK, 2, {OPMASKREG|BITS16,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30199, 501, 4666},
    /*   4 : KUNPCK kreg32,kreg16*,kreg16 [rvm:      vex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 004) 001(4b) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KUNPCK, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65743, 502, 4672},
    /*   5 : KUNPCK kreg32,kreg16*,kreg16 [rvm:      evex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(4b) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KUNPCK, 3, {OPMASKREG|BITS32,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+30208, 503, 4672},
    /*   6 : KUNPCK kreg32,kreg16 [r+vm:      vex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 004) 001(4b) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KUNPCK, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65750, 502, 4672},
    /*   7 : KUNPCK kreg32,kreg16 [r+vm:      evex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(4b) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KUNPCK, 2, {OPMASKREG|BITS32,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30217, 503, 4672},
    /*   8 : KUNPCK kreg64,kreg32*,kreg32 [rvm:      vex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(4b) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KUNPCK, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65757, 502, 4678},
    /*   9 : KUNPCK kreg64,kreg32*,kreg32 [rvm:      evex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(4b) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KUNPCK, 3, {OPMASKREG|BITS64,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+30226, 503, 4678},
    /*  10 : KUNPCK kreg64,kreg32 [r+vm:      vex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(4b) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KUNPCK, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65764, 502, 4678},
    /*  11 : KUNPCK kreg64,kreg32 [r+vm:      evex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(4b) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KUNPCK, 2, {OPMASKREG|BITS64,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30235, 503, 4678},
};

static const struct itemplate instrux_UNPCKBW[4] = {
    /*   0 : UNPCKBW kreg16,kreg8*,kreg8 [rvm:      vex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE */
        /* 261(001 005) 001(4b) 120 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_UNPCKBW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65729, 500, 4667},
    /*   1 : UNPCKBW kreg16,kreg8*,kreg8 [rvm:      evex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(4b) 120 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_UNPCKBW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+30190, 501, 4667},
    /*   2 : UNPCKBW kreg16,kreg8 [r+vm:      vex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE */
        /* 260(001 005) 001(4b) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_UNPCKBW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65736, 500, 4667},
    /*   3 : UNPCKBW kreg16,kreg8 [r+vm:      evex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(4b) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_UNPCKBW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30199, 501, 4667},
};

static const struct itemplate instrux_UNPCKW[4] = {
    /*   0 : UNPCKW kreg16,kreg8*,kreg8 [rvm:      vex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE */
        /* 261(001 005) 001(4b) 120 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_UNPCKW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65729, 500, 4668},
    /*   1 : UNPCKW kreg16,kreg8*,kreg8 [rvm:      evex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(4b) 120 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_UNPCKW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+30190, 501, 4668},
    /*   2 : UNPCKW kreg16,kreg8 [r+vm:      vex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE */
        /* 260(001 005) 001(4b) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_UNPCKW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65736, 500, 4668},
    /*   3 : UNPCKW kreg16,kreg8 [r+vm:      evex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(4b) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_UNPCKW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30199, 501, 4668},
};

static const struct itemplate instrux_UNPCK[12] = {
    /*   0 : UNPCK kreg16,kreg8*,kreg8 [rvm:      vex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE */
        /* 261(001 005) 001(4b) 120 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_UNPCK, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65729, 500, 4669},
    /*   1 : UNPCK kreg16,kreg8*,kreg8 [rvm:      evex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(4b) 120 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_UNPCK, 3, {OPMASKREG|BITS16,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+30190, 501, 4669},
    /*   2 : UNPCK kreg16,kreg8 [r+vm:      vex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE */
        /* 260(001 005) 001(4b) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_UNPCK, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65736, 500, 4669},
    /*   3 : UNPCK kreg16,kreg8 [r+vm:      evex.nds.l1.66.0f.w0 4b /r        ] ND,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(4b) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_UNPCK, 2, {OPMASKREG|BITS16,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30199, 501, 4669},
    /*   4 : UNPCK kreg32,kreg16*,kreg16 [rvm:      vex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 004) 001(4b) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_UNPCK, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65743, 502, 4675},
    /*   5 : UNPCK kreg32,kreg16*,kreg16 [rvm:      evex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(4b) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_UNPCK, 3, {OPMASKREG|BITS32,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+30208, 503, 4675},
    /*   6 : UNPCK kreg32,kreg16 [r+vm:      vex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 004) 001(4b) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_UNPCK, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65750, 502, 4675},
    /*   7 : UNPCK kreg32,kreg16 [r+vm:      evex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(4b) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_UNPCK, 2, {OPMASKREG|BITS32,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30217, 503, 4675},
    /*   8 : UNPCK kreg64,kreg32*,kreg32 [rvm:      vex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(4b) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_UNPCK, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65757, 502, 4681},
    /*   9 : UNPCK kreg64,kreg32*,kreg32 [rvm:      evex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(4b) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_UNPCK, 3, {OPMASKREG|BITS64,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+30226, 503, 4681},
    /*  10 : UNPCK kreg64,kreg32 [r+vm:      vex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(4b) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_UNPCK, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65764, 502, 4681},
    /*  11 : UNPCK kreg64,kreg32 [r+vm:      evex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(4b) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_UNPCK, 2, {OPMASKREG|BITS64,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30235, 503, 4681},
};

static const struct itemplate instrux_KUNPCKWD[4] = {
    /*   0 : KUNPCKWD kreg32,kreg16*,kreg16 [rvm:      vex.nds.l1.0f.w0 4b /r           ] ZU,AVX512BW,FUTURE */
        /* 261(001 004) 001(4b) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KUNPCKWD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65743, 502, 4670},
    /*   1 : KUNPCKWD kreg32,kreg16*,kreg16 [rvm:      evex.nds.l1.0f.w0 4b /r           ] ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(4b) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KUNPCKWD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+30208, 503, 4670},
    /*   2 : KUNPCKWD kreg32,kreg16 [r+vm:      vex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 004) 001(4b) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KUNPCKWD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65750, 502, 4670},
    /*   3 : KUNPCKWD kreg32,kreg16 [r+vm:      evex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(4b) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KUNPCKWD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30217, 503, 4670},
};

static const struct itemplate instrux_KUNPCKD[4] = {
    /*   0 : KUNPCKD kreg32,kreg16*,kreg16 [rvm:      vex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 004) 001(4b) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KUNPCKD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65743, 502, 4671},
    /*   1 : KUNPCKD kreg32,kreg16*,kreg16 [rvm:      evex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(4b) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KUNPCKD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+30208, 503, 4671},
    /*   2 : KUNPCKD kreg32,kreg16 [r+vm:      vex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 004) 001(4b) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KUNPCKD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65750, 502, 4671},
    /*   3 : KUNPCKD kreg32,kreg16 [r+vm:      evex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(4b) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KUNPCKD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30217, 503, 4671},
};

static const struct itemplate instrux_UNPCKWD[4] = {
    /*   0 : UNPCKWD kreg32,kreg16*,kreg16 [rvm:      vex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 004) 001(4b) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_UNPCKWD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65743, 502, 4673},
    /*   1 : UNPCKWD kreg32,kreg16*,kreg16 [rvm:      evex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(4b) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_UNPCKWD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+30208, 503, 4673},
    /*   2 : UNPCKWD kreg32,kreg16 [r+vm:      vex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 004) 001(4b) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_UNPCKWD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65750, 502, 4673},
    /*   3 : UNPCKWD kreg32,kreg16 [r+vm:      evex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(4b) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_UNPCKWD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30217, 503, 4673},
};

static const struct itemplate instrux_UNPCKD[4] = {
    /*   0 : UNPCKD kreg32,kreg16*,kreg16 [rvm:      vex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 004) 001(4b) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_UNPCKD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65743, 502, 4674},
    /*   1 : UNPCKD kreg32,kreg16*,kreg16 [rvm:      evex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(4b) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_UNPCKD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+30208, 503, 4674},
    /*   2 : UNPCKD kreg32,kreg16 [r+vm:      vex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 004) 001(4b) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_UNPCKD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65750, 502, 4674},
    /*   3 : UNPCKD kreg32,kreg16 [r+vm:      evex.nds.l1.0f.w0 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(4b) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_UNPCKD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30217, 503, 4674},
};

static const struct itemplate instrux_KUNPCKDQ[4] = {
    /*   0 : KUNPCKDQ kreg64,kreg32*,kreg32 [rvm:      vex.nds.l1.0f.w1 4b /r           ] ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(4b) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KUNPCKDQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65757, 502, 4676},
    /*   1 : KUNPCKDQ kreg64,kreg32*,kreg32 [rvm:      evex.nds.l1.0f.w1 4b /r           ] ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(4b) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KUNPCKDQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+30226, 503, 4676},
    /*   2 : KUNPCKDQ kreg64,kreg32 [r+vm:      vex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(4b) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KUNPCKDQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65764, 502, 4676},
    /*   3 : KUNPCKDQ kreg64,kreg32 [r+vm:      evex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(4b) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KUNPCKDQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30235, 503, 4676},
};

static const struct itemplate instrux_KUNPCKQ[4] = {
    /*   0 : KUNPCKQ kreg64,kreg32*,kreg32 [rvm:      vex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(4b) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KUNPCKQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65757, 502, 4677},
    /*   1 : KUNPCKQ kreg64,kreg32*,kreg32 [rvm:      evex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(4b) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KUNPCKQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+30226, 503, 4677},
    /*   2 : KUNPCKQ kreg64,kreg32 [r+vm:      vex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(4b) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KUNPCKQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65764, 502, 4677},
    /*   3 : KUNPCKQ kreg64,kreg32 [r+vm:      evex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(4b) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KUNPCKQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30235, 503, 4677},
};

static const struct itemplate instrux_UNPCKDQ[4] = {
    /*   0 : UNPCKDQ kreg64,kreg32*,kreg32 [rvm:      vex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(4b) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_UNPCKDQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65757, 502, 4679},
    /*   1 : UNPCKDQ kreg64,kreg32*,kreg32 [rvm:      evex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(4b) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_UNPCKDQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+30226, 503, 4679},
    /*   2 : UNPCKDQ kreg64,kreg32 [r+vm:      vex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(4b) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_UNPCKDQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65764, 502, 4679},
    /*   3 : UNPCKDQ kreg64,kreg32 [r+vm:      evex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(4b) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_UNPCKDQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30235, 503, 4679},
};

static const struct itemplate instrux_UNPCKQ[4] = {
    /*   0 : UNPCKQ kreg64,kreg32*,kreg32 [rvm:      vex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(4b) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_UNPCKQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65757, 502, 4680},
    /*   1 : UNPCKQ kreg64,kreg32*,kreg32 [rvm:      evex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(4b) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_UNPCKQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+30226, 503, 4680},
    /*   2 : UNPCKQ kreg64,kreg32 [r+vm:      vex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(4b) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_UNPCKQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65764, 502, 4680},
    /*   3 : UNPCKQ kreg64,kreg32 [r+vm:      evex.nds.l1.0f.w1 4b /r           ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(4b) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_UNPCKQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30235, 503, 4680},
};

static const struct itemplate instrux_KXNORB[4] = {
    /*   0 : KXNORB kreg8,kreg8*,kreg8 [rvm:      vex.nds.l1.0f.ko8 46 /r          ] ZU,AVX512DQ,FUTURE */
        /* 261(001 005) 001(46) 120 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KXNORB, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65771, 498, 4682},
    /*   1 : KXNORB kreg8,kreg8*,kreg8 [rvm:      evex.nds.l1.0f.ko8 46 /r          ] ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(46) 120 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KXNORB, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+30244, 499, 4682},
    /*   2 : KXNORB kreg8,kreg8 [r+vm:      vex.nds.l1.0f.ko8 46 /r          ] ND,ZU,AVX512DQ,FUTURE */
        /* 260(001 005) 001(46) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KXNORB, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65778, 498, 4682},
    /*   3 : KXNORB kreg8,kreg8 [r+vm:      evex.nds.l1.0f.ko8 46 /r          ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(46) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KXNORB, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30253, 499, 4682},
};

static const struct itemplate instrux_KXNORW[4] = {
    /*   0 : KXNORW kreg16,kreg16*,kreg16 [rvm:      vex.nds.l1.0f.ko16 46 /r         ] ZU,AVX512F,FUTURE */
        /* 261(001 004) 001(46) 120 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KXNORW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65785, 500, 4683},
    /*   1 : KXNORW kreg16,kreg16*,kreg16 [rvm:      evex.nds.l1.0f.ko16 46 /r         ] ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(46) 120 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KXNORW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+30262, 501, 4683},
    /*   2 : KXNORW kreg16,kreg16 [r+vm:      vex.nds.l1.0f.ko16 46 /r         ] ND,ZU,AVX512F,FUTURE */
        /* 260(001 004) 001(46) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KXNORW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65792, 500, 4683},
    /*   3 : KXNORW kreg16,kreg16 [r+vm:      evex.nds.l1.0f.ko16 46 /r         ] ND,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(46) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KXNORW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30271, 501, 4683},
};

static const struct itemplate instrux_KXNORD[4] = {
    /*   0 : KXNORD kreg32,kreg32*,kreg32 [rvm:      vex.nds.l1.0f.ko32 46 /r         ] ZU,AVX512BW,FUTURE */
        /* 261(001 205) 001(46) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KXNORD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65799, 502, 4684},
    /*   1 : KXNORD kreg32,kreg32*,kreg32 [rvm:      evex.nds.l1.0f.ko32 46 /r         ] ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(46) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KXNORD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+30280, 503, 4684},
    /*   2 : KXNORD kreg32,kreg32 [r+vm:      vex.nds.l1.0f.ko32 46 /r         ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 205) 001(46) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KXNORD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65806, 502, 4684},
    /*   3 : KXNORD kreg32,kreg32 [r+vm:      evex.nds.l1.0f.ko32 46 /r         ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(46) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KXNORD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30289, 503, 4684},
};

static const struct itemplate instrux_KXNORQ[4] = {
    /*   0 : KXNORQ kreg64,kreg64*,kreg64 [rvm:      vex.nds.l1.0f.ko64 46 /r         ] ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(46) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KXNORQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65813, 502, 4685},
    /*   1 : KXNORQ kreg64,kreg64*,kreg64 [rvm:      evex.nds.l1.0f.ko64 46 /r         ] ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(46) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KXNORQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+30298, 503, 4685},
    /*   2 : KXNORQ kreg64,kreg64 [r+vm:      vex.nds.l1.0f.ko64 46 /r         ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(46) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KXNORQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65820, 502, 4685},
    /*   3 : KXNORQ kreg64,kreg64 [r+vm:      evex.nds.l1.0f.ko64 46 /r         ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(46) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KXNORQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30307, 503, 4685},
};

static const struct itemplate instrux_KXNOR[16] = {
    /*   0 : KXNOR kreg8,kreg8*,kreg8 [rvm:      vex.nds.l1.0f.ko8 46 /r          ] SM0,ND,SM1,SM2,ZU,AVX512DQ,FUTURE */
        /* 261(001 005) 001(46) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KXNOR, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65771, 506, 4686},
    /*   1 : KXNOR kreg8,kreg8*,kreg8 [rvm:      evex.nds.l1.0f.ko8 46 /r          ] SM0,ND,SM1,SM2,ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(46) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KXNOR, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+30244, 507, 4686},
    /*   2 : KXNOR kreg8,kreg8 [r+vm:      vex.nds.l1.0f.ko8 46 /r          ] ND,SM0,SM1,ZU,AVX512DQ,FUTURE */
        /* 260(001 005) 001(46) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KXNOR, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65778, 508, 4686},
    /*   3 : KXNOR kreg8,kreg8 [r+vm:      evex.nds.l1.0f.ko8 46 /r          ] ND,SM0,SM1,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(46) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KXNOR, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30253, 509, 4686},
    /*   4 : KXNOR kreg16,kreg16*,kreg16 [rvm:      vex.nds.l1.0f.ko16 46 /r         ] SM0,ND,SM1,SM2,ZU,AVX512F,FUTURE */
        /* 261(001 004) 001(46) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KXNOR, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65785, 522, 4687},
    /*   5 : KXNOR kreg16,kreg16*,kreg16 [rvm:      evex.nds.l1.0f.ko16 46 /r         ] SM0,ND,SM1,SM2,ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(46) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KXNOR, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+30262, 523, 4687},
    /*   6 : KXNOR kreg16,kreg16 [r+vm:      vex.nds.l1.0f.ko16 46 /r         ] ND,SM0,SM1,ZU,AVX512F,FUTURE */
        /* 260(001 004) 001(46) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KXNOR, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65792, 524, 4687},
    /*   7 : KXNOR kreg16,kreg16 [r+vm:      evex.nds.l1.0f.ko16 46 /r         ] ND,SM0,SM1,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(46) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KXNOR, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30271, 525, 4687},
    /*   8 : KXNOR kreg32,kreg32*,kreg32 [rvm:      vex.nds.l1.0f.ko32 46 /r         ] SM0,ND,SM1,SM2,ZU,AVX512BW,FUTURE */
        /* 261(001 205) 001(46) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KXNOR, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65799, 510, 4688},
    /*   9 : KXNOR kreg32,kreg32*,kreg32 [rvm:      evex.nds.l1.0f.ko32 46 /r         ] SM0,ND,SM1,SM2,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(46) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KXNOR, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+30280, 511, 4688},
    /*  10 : KXNOR kreg32,kreg32 [r+vm:      vex.nds.l1.0f.ko32 46 /r         ] SM0,ND,SM1,ZU,AVX512BW,FUTURE */
        /* 260(001 205) 001(46) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KXNOR, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65806, 512, 4688},
    /*  11 : KXNOR kreg32,kreg32 [r+vm:      evex.nds.l1.0f.ko32 46 /r         ] SM0,ND,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(46) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KXNOR, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30289, 513, 4688},
    /*  12 : KXNOR kreg64,kreg64*,kreg64 [rvm:      vex.nds.l1.0f.ko64 46 /r         ] SM0,ND,SM1,SM2,ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(46) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KXNOR, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65813, 510, 4689},
    /*  13 : KXNOR kreg64,kreg64*,kreg64 [rvm:      evex.nds.l1.0f.ko64 46 /r         ] SM0,ND,SM1,SM2,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(46) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KXNOR, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+30298, 511, 4689},
    /*  14 : KXNOR kreg64,kreg64 [r+vm:      vex.nds.l1.0f.ko64 46 /r         ] SM0,ND,SM1,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(46) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KXNOR, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65820, 512, 4689},
    /*  15 : KXNOR kreg64,kreg64 [r+vm:      evex.nds.l1.0f.ko64 46 /r         ] SM0,ND,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(46) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KXNOR, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30307, 513, 4689},
};

static const struct itemplate instrux_XNORB[4] = {
    /*   0 : XNORB kreg8,kreg8*,kreg8 [rvm:      vex.nds.l1.0f.ko8 46 /r          ] ND,ZU,AVX512DQ,FUTURE */
        /* 261(001 005) 001(46) 120 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_XNORB, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65771, 498, 4690},
    /*   1 : XNORB kreg8,kreg8*,kreg8 [rvm:      evex.nds.l1.0f.ko8 46 /r          ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(46) 120 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_XNORB, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+30244, 499, 4690},
    /*   2 : XNORB kreg8,kreg8 [r+vm:      vex.nds.l1.0f.ko8 46 /r          ] ND,ZU,AVX512DQ,FUTURE */
        /* 260(001 005) 001(46) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_XNORB, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65778, 498, 4690},
    /*   3 : XNORB kreg8,kreg8 [r+vm:      evex.nds.l1.0f.ko8 46 /r          ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(46) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_XNORB, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30253, 499, 4690},
};

static const struct itemplate instrux_XNORW[4] = {
    /*   0 : XNORW kreg16,kreg16*,kreg16 [rvm:      vex.nds.l1.0f.ko16 46 /r         ] ND,ZU,AVX512F,FUTURE */
        /* 261(001 004) 001(46) 120 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_XNORW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65785, 500, 4691},
    /*   1 : XNORW kreg16,kreg16*,kreg16 [rvm:      evex.nds.l1.0f.ko16 46 /r         ] ND,ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(46) 120 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_XNORW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+30262, 501, 4691},
    /*   2 : XNORW kreg16,kreg16 [r+vm:      vex.nds.l1.0f.ko16 46 /r         ] ND,ZU,AVX512F,FUTURE */
        /* 260(001 004) 001(46) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_XNORW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65792, 500, 4691},
    /*   3 : XNORW kreg16,kreg16 [r+vm:      evex.nds.l1.0f.ko16 46 /r         ] ND,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(46) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_XNORW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30271, 501, 4691},
};

static const struct itemplate instrux_XNORD[4] = {
    /*   0 : XNORD kreg32,kreg32*,kreg32 [rvm:      vex.nds.l1.0f.ko32 46 /r         ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 205) 001(46) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_XNORD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65799, 502, 4692},
    /*   1 : XNORD kreg32,kreg32*,kreg32 [rvm:      evex.nds.l1.0f.ko32 46 /r         ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(46) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_XNORD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+30280, 503, 4692},
    /*   2 : XNORD kreg32,kreg32 [r+vm:      vex.nds.l1.0f.ko32 46 /r         ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 205) 001(46) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_XNORD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65806, 502, 4692},
    /*   3 : XNORD kreg32,kreg32 [r+vm:      evex.nds.l1.0f.ko32 46 /r         ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(46) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_XNORD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30289, 503, 4692},
};

static const struct itemplate instrux_XNORQ[4] = {
    /*   0 : XNORQ kreg64,kreg64*,kreg64 [rvm:      vex.nds.l1.0f.ko64 46 /r         ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(46) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_XNORQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65813, 502, 4693},
    /*   1 : XNORQ kreg64,kreg64*,kreg64 [rvm:      evex.nds.l1.0f.ko64 46 /r         ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(46) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_XNORQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+30298, 503, 4693},
    /*   2 : XNORQ kreg64,kreg64 [r+vm:      vex.nds.l1.0f.ko64 46 /r         ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(46) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_XNORQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65820, 502, 4693},
    /*   3 : XNORQ kreg64,kreg64 [r+vm:      evex.nds.l1.0f.ko64 46 /r         ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(46) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_XNORQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30307, 503, 4693},
};

static const struct itemplate instrux_XNOR[16] = {
    /*   0 : XNOR kreg8,kreg8*,kreg8 [rvm:      vex.nds.l1.0f.ko8 46 /r          ] SM0,ND,SM1,SM2,ZU,AVX512DQ,FUTURE */
        /* 261(001 005) 001(46) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_XNOR, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65771, 506, 4694},
    /*   1 : XNOR kreg8,kreg8*,kreg8 [rvm:      evex.nds.l1.0f.ko8 46 /r          ] SM0,ND,SM1,SM2,ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(46) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_XNOR, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+30244, 507, 4694},
    /*   2 : XNOR kreg8,kreg8 [r+vm:      vex.nds.l1.0f.ko8 46 /r          ] SM0,ND,SM1,ZU,AVX512DQ,FUTURE */
        /* 260(001 005) 001(46) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_XNOR, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65778, 508, 4694},
    /*   3 : XNOR kreg8,kreg8 [r+vm:      evex.nds.l1.0f.ko8 46 /r          ] SM0,ND,SM1,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(46) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_XNOR, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30253, 509, 4694},
    /*   4 : XNOR kreg16,kreg16*,kreg16 [rvm:      vex.nds.l1.0f.ko16 46 /r         ] SM0,ND,SM1,SM2,ZU,AVX512F,FUTURE */
        /* 261(001 004) 001(46) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_XNOR, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65785, 522, 4695},
    /*   5 : XNOR kreg16,kreg16*,kreg16 [rvm:      evex.nds.l1.0f.ko16 46 /r         ] SM0,ND,SM1,SM2,ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(46) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_XNOR, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+30262, 523, 4695},
    /*   6 : XNOR kreg16,kreg16 [r+vm:      vex.nds.l1.0f.ko16 46 /r         ] ND,SM0,SM1,ZU,AVX512F,FUTURE */
        /* 260(001 004) 001(46) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_XNOR, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65792, 524, 4695},
    /*   7 : XNOR kreg16,kreg16 [r+vm:      evex.nds.l1.0f.ko16 46 /r         ] ND,SM0,SM1,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(46) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_XNOR, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30271, 525, 4695},
    /*   8 : XNOR kreg32,kreg32*,kreg32 [rvm:      vex.nds.l1.0f.ko32 46 /r         ] ND,SM0,SM1,SM2,ZU,AVX512BW,FUTURE */
        /* 261(001 205) 001(46) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_XNOR, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65799, 510, 4696},
    /*   9 : XNOR kreg32,kreg32*,kreg32 [rvm:      evex.nds.l1.0f.ko32 46 /r         ] ND,SM0,SM1,SM2,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(46) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_XNOR, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+30280, 511, 4696},
    /*  10 : XNOR kreg32,kreg32 [r+vm:      vex.nds.l1.0f.ko32 46 /r         ] ND,SM0,SM1,ZU,AVX512BW,FUTURE */
        /* 260(001 205) 001(46) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_XNOR, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65806, 512, 4696},
    /*  11 : XNOR kreg32,kreg32 [r+vm:      evex.nds.l1.0f.ko32 46 /r         ] ND,SM0,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(46) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_XNOR, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30289, 513, 4696},
    /*  12 : XNOR kreg64,kreg64*,kreg64 [rvm:      vex.nds.l1.0f.ko64 46 /r         ] SM0,ND,SM1,SM2,ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(46) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_XNOR, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65813, 510, 4697},
    /*  13 : XNOR kreg64,kreg64*,kreg64 [rvm:      evex.nds.l1.0f.ko64 46 /r         ] SM0,ND,SM1,SM2,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(46) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_XNOR, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+30298, 511, 4697},
    /*  14 : XNOR kreg64,kreg64 [r+vm:      vex.nds.l1.0f.ko64 46 /r         ] ND,SM0,SM1,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(46) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_XNOR, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65820, 512, 4697},
    /*  15 : XNOR kreg64,kreg64 [r+vm:      evex.nds.l1.0f.ko64 46 /r         ] ND,SM0,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(46) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_XNOR, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30307, 513, 4697},
};

static const struct itemplate instrux_KXORB[4] = {
    /*   0 : KXORB kreg8,kreg8*,kreg8 [rvm:      vex.nds.l1.0f.ko8 47 /r          ] ZU,AVX512DQ,FUTURE */
        /* 261(001 005) 001(47) 120 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KXORB, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65827, 498, 4698},
    /*   1 : KXORB kreg8,kreg8*,kreg8 [rvm:      evex.nds.l1.0f.ko8 47 /r          ] ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(47) 120 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KXORB, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+30316, 499, 4698},
    /*   2 : KXORB kreg8,kreg8 [r+vm:      vex.nds.l1.0f.ko8 47 /r          ] ND,ZU,AVX512DQ,FUTURE */
        /* 260(001 005) 001(47) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KXORB, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65834, 498, 4698},
    /*   3 : KXORB kreg8,kreg8 [r+vm:      evex.nds.l1.0f.ko8 47 /r          ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(47) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KXORB, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30325, 499, 4698},
};

static const struct itemplate instrux_KXORW[4] = {
    /*   0 : KXORW kreg16,kreg16*,kreg16 [rvm:      vex.nds.l1.0f.ko16 47 /r         ] ZU,AVX512F,FUTURE */
        /* 261(001 004) 001(47) 120 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KXORW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65841, 500, 4699},
    /*   1 : KXORW kreg16,kreg16*,kreg16 [rvm:      evex.nds.l1.0f.ko16 47 /r         ] ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(47) 120 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KXORW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+30334, 501, 4699},
    /*   2 : KXORW kreg16,kreg16 [r+vm:      vex.nds.l1.0f.ko16 47 /r         ] ND,ZU,AVX512F,FUTURE */
        /* 260(001 004) 001(47) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KXORW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65848, 500, 4699},
    /*   3 : KXORW kreg16,kreg16 [r+vm:      evex.nds.l1.0f.ko16 47 /r         ] ND,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(47) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KXORW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30343, 501, 4699},
};

static const struct itemplate instrux_KXORD[4] = {
    /*   0 : KXORD kreg32,kreg32*,kreg32 [rvm:      vex.nds.l1.0f.ko32 47 /r         ] ZU,AVX512BW,FUTURE */
        /* 261(001 205) 001(47) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KXORD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65855, 502, 4700},
    /*   1 : KXORD kreg32,kreg32*,kreg32 [rvm:      evex.nds.l1.0f.ko32 47 /r         ] ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(47) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KXORD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+30352, 503, 4700},
    /*   2 : KXORD kreg32,kreg32 [r+vm:      vex.nds.l1.0f.ko32 47 /r         ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 205) 001(47) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KXORD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65862, 502, 4700},
    /*   3 : KXORD kreg32,kreg32 [r+vm:      evex.nds.l1.0f.ko32 47 /r         ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(47) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KXORD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30361, 503, 4700},
};

static const struct itemplate instrux_KXORQ[4] = {
    /*   0 : KXORQ kreg64,kreg64*,kreg64 [rvm:      vex.nds.l1.0f.ko64 47 /r         ] ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(47) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KXORQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65869, 502, 4701},
    /*   1 : KXORQ kreg64,kreg64*,kreg64 [rvm:      evex.nds.l1.0f.ko64 47 /r         ] ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(47) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KXORQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+30370, 503, 4701},
    /*   2 : KXORQ kreg64,kreg64 [r+vm:      vex.nds.l1.0f.ko64 47 /r         ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(47) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KXORQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65876, 502, 4701},
    /*   3 : KXORQ kreg64,kreg64 [r+vm:      evex.nds.l1.0f.ko64 47 /r         ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(47) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KXORQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30379, 503, 4701},
};

static const struct itemplate instrux_KXOR[16] = {
    /*   0 : KXOR kreg8,kreg8*,kreg8 [rvm:      vex.nds.l1.0f.ko8 47 /r          ] SM0,ND,SM1,SM2,ZU,AVX512DQ,FUTURE */
        /* 261(001 005) 001(47) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KXOR, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65827, 506, 4702},
    /*   1 : KXOR kreg8,kreg8*,kreg8 [rvm:      evex.nds.l1.0f.ko8 47 /r          ] SM0,ND,SM1,SM2,ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(47) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KXOR, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+30316, 507, 4702},
    /*   2 : KXOR kreg8,kreg8 [r+vm:      vex.nds.l1.0f.ko8 47 /r          ] ND,SM0,SM1,ZU,AVX512DQ,FUTURE */
        /* 260(001 005) 001(47) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_KXOR, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65834, 508, 4702},
    /*   3 : KXOR kreg8,kreg8 [r+vm:      evex.nds.l1.0f.ko8 47 /r          ] ND,SM0,SM1,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(47) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_KXOR, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30325, 509, 4702},
    /*   4 : KXOR kreg16,kreg16*,kreg16 [rvm:      vex.nds.l1.0f.ko16 47 /r         ] SM0,ND,SM1,SM2,ZU,AVX512F,FUTURE */
        /* 261(001 004) 001(47) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KXOR, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65841, 522, 4703},
    /*   5 : KXOR kreg16,kreg16*,kreg16 [rvm:      evex.nds.l1.0f.ko16 47 /r         ] SM0,ND,SM1,SM2,ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(47) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KXOR, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+30334, 523, 4703},
    /*   6 : KXOR kreg16,kreg16 [r+vm:      vex.nds.l1.0f.ko16 47 /r         ] ND,SM0,SM1,ZU,AVX512F,FUTURE */
        /* 260(001 004) 001(47) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_KXOR, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65848, 524, 4703},
    /*   7 : KXOR kreg16,kreg16 [r+vm:      evex.nds.l1.0f.ko16 47 /r         ] ND,SM0,SM1,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(47) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_KXOR, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30343, 525, 4703},
    /*   8 : KXOR kreg32,kreg32*,kreg32 [rvm:      vex.nds.l1.0f.ko32 47 /r         ] SM0,ND,SM1,SM2,ZU,AVX512BW,FUTURE */
        /* 261(001 205) 001(47) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KXOR, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65855, 510, 4704},
    /*   9 : KXOR kreg32,kreg32*,kreg32 [rvm:      evex.nds.l1.0f.ko32 47 /r         ] SM0,ND,SM1,SM2,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(47) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KXOR, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+30352, 511, 4704},
    /*  10 : KXOR kreg32,kreg32 [r+vm:      vex.nds.l1.0f.ko32 47 /r         ] ND,SM0,SM1,ZU,AVX512BW,FUTURE */
        /* 260(001 205) 001(47) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KXOR, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65862, 512, 4704},
    /*  11 : KXOR kreg32,kreg32 [r+vm:      evex.nds.l1.0f.ko32 47 /r         ] ND,SM0,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(47) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KXOR, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30361, 513, 4704},
    /*  12 : KXOR kreg64,kreg64*,kreg64 [rvm:      vex.nds.l1.0f.ko64 47 /r         ] SM0,ND,SM1,SM2,ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(47) 120 : SM0,SM1,SM2,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KXOR, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65869, 510, 4705},
    /*  13 : KXOR kreg64,kreg64*,kreg64 [rvm:      evex.nds.l1.0f.ko64 47 /r         ] SM0,ND,SM1,SM2,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(47) 120 : SM0,SM1,SM2,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KXOR, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+30370, 511, 4705},
    /*  14 : KXOR kreg64,kreg64 [r+vm:      vex.nds.l1.0f.ko64 47 /r         ] SM0,ND,SM1,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(47) 110 : SM0,SM1,NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_KXOR, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65876, 512, 4705},
    /*  15 : KXOR kreg64,kreg64 [r+vm:      evex.nds.l1.0f.ko64 47 /r         ] SM0,ND,SM1,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(47) 110 : SM0,SM1,ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_KXOR, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30379, 513, 4705},
};

static const struct itemplate instrux_XORB[4] = {
    /*   0 : XORB kreg8,kreg8*,kreg8 [rvm:      vex.nds.l1.0f.ko8 47 /r          ] ND,ZU,AVX512DQ,FUTURE */
        /* 261(001 005) 001(47) 120 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_XORB, 3, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65827, 498, 4706},
    /*   1 : XORB kreg8,kreg8*,kreg8 [rvm:      evex.nds.l1.0f.ko8 47 /r          ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 241(f1 7d 28) 300 001(47) 120 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_XORB, 3, {OPMASKREG|BITS8,OPMASKREG|BITS8,OPMASKREG|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+30316, 499, 4706},
    /*   2 : XORB kreg8,kreg8 [r+vm:      vex.nds.l1.0f.ko8 47 /r          ] ND,ZU,AVX512DQ,FUTURE */
        /* 260(001 005) 001(47) 110 : NOAPX,ZU,VEX,AVX512DQ,FUTURE */
        {I_XORB, 2, {OPMASKREG|BITS8|RN_L16,OPMASKREG|BITS8|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65834, 498, 4706},
    /*   3 : XORB kreg8,kreg8 [r+vm:      evex.nds.l1.0f.ko8 47 /r          ] ND,ZU,AVX512DQ,FUTURE,APX */
        /* 240(f1 7d 28) 300 001(47) 110 : ZU,LONG,EVEX,PROT,AVX512DQ,APX,FUTURE */
        {I_XORB, 2, {OPMASKREG|BITS8,OPMASKREG|BITS8,0,0,0}, NO_DECORATOR, nasm_bytecodes+30325, 499, 4706},
};

static const struct itemplate instrux_XORW[4] = {
    /*   0 : XORW kreg16,kreg16*,kreg16 [rvm:      vex.nds.l1.0f.ko16 47 /r         ] ND,ZU,AVX512F,FUTURE */
        /* 261(001 004) 001(47) 120 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_XORW, 3, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65841, 500, 4707},
    /*   1 : XORW kreg16,kreg16*,kreg16 [rvm:      evex.nds.l1.0f.ko16 47 /r         ] ND,ZU,AVX512F,FUTURE,APX */
        /* 241(f1 7c 28) 300 001(47) 120 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_XORW, 3, {OPMASKREG|BITS16,OPMASKREG|BITS16,OPMASKREG|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+30334, 501, 4707},
    /*   2 : XORW kreg16,kreg16 [r+vm:      vex.nds.l1.0f.ko16 47 /r         ] ND,ZU,AVX512F,FUTURE */
        /* 260(001 004) 001(47) 110 : NOAPX,ZU,VEX,AVX512F,FUTURE */
        {I_XORW, 2, {OPMASKREG|BITS16|RN_L16,OPMASKREG|BITS16|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65848, 500, 4707},
    /*   3 : XORW kreg16,kreg16 [r+vm:      evex.nds.l1.0f.ko16 47 /r         ] ND,ZU,AVX512F,FUTURE,APX */
        /* 240(f1 7c 28) 300 001(47) 110 : ZU,LONG,EVEX,PROT,AVX512F,APX,FUTURE */
        {I_XORW, 2, {OPMASKREG|BITS16,OPMASKREG|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+30343, 501, 4707},
};

static const struct itemplate instrux_XORD[4] = {
    /*   0 : XORD kreg32,kreg32*,kreg32 [rvm:      vex.nds.l1.0f.ko32 47 /r         ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 205) 001(47) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_XORD, 3, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65855, 502, 4708},
    /*   1 : XORD kreg32,kreg32*,kreg32 [rvm:      evex.nds.l1.0f.ko32 47 /r         ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fd 28) 300 001(47) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_XORD, 3, {OPMASKREG|BITS32,OPMASKREG|BITS32,OPMASKREG|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+30352, 503, 4708},
    /*   2 : XORD kreg32,kreg32 [r+vm:      vex.nds.l1.0f.ko32 47 /r         ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 205) 001(47) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_XORD, 2, {OPMASKREG|BITS32|RN_L16,OPMASKREG|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65862, 502, 4708},
    /*   3 : XORD kreg32,kreg32 [r+vm:      evex.nds.l1.0f.ko32 47 /r         ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fd 28) 300 001(47) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_XORD, 2, {OPMASKREG|BITS32,OPMASKREG|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+30361, 503, 4708},
};

static const struct itemplate instrux_XORQ[4] = {
    /*   0 : XORQ kreg64,kreg64*,kreg64 [rvm:      vex.nds.l1.0f.ko64 47 /r         ] ND,ZU,AVX512BW,FUTURE */
        /* 261(001 204) 001(47) 120 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_XORQ, 3, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65869, 502, 4709},
    /*   1 : XORQ kreg64,kreg64*,kreg64 [rvm:      evex.nds.l1.0f.ko64 47 /r         ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 241(f1 fc 28) 300 001(47) 120 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_XORQ, 3, {OPMASKREG|BITS64,OPMASKREG|BITS64,OPMASKREG|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+30370, 503, 4709},
    /*   2 : XORQ kreg64,kreg64 [r+vm:      vex.nds.l1.0f.ko64 47 /r         ] ND,ZU,AVX512BW,FUTURE */
        /* 260(001 204) 001(47) 110 : NOAPX,ZU,VEX,AVX512BW,FUTURE */
        {I_XORQ, 2, {OPMASKREG|BITS64|RN_L16,OPMASKREG|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65876, 502, 4709},
    /*   3 : XORQ kreg64,kreg64 [r+vm:      evex.nds.l1.0f.ko64 47 /r         ] ND,ZU,AVX512BW,FUTURE,APX */
        /* 240(f1 fc 28) 300 001(47) 110 : ZU,LONG,EVEX,PROT,AVX512BW,APX,FUTURE */
        {I_XORQ, 2, {OPMASKREG|BITS64,OPMASKREG|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+30379, 503, 4709},
};

static const struct itemplate instrux_VALIGND[6] = {
    /*   0 : VALIGND xmmreg|mask|z,xmmreg*,xmmrm128|b32,imm8 [rvmi:fv:  evex.nds.128.66.0f3a.w0 03 /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(03) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VALIGND, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+18133, 542, 4724},
    /*   1 : VALIGND xmmreg|mask|z,xmmrm128|b32,imm8 [r+vmi:fv:  evex.nds.128.66.0f3a.w0 03 /r ib  ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f3 7d 08) 301 001(03) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VALIGND, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+18143, 542, 4724},
    /*   2 : VALIGND ymmreg|mask|z,ymmreg*,ymmrm256|b32,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w0 03 /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(03) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VALIGND, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+18153, 542, 4725},
    /*   3 : VALIGND ymmreg|mask|z,ymmrm256|b32,imm8 [r+vmi:fv:  evex.nds.256.66.0f3a.w0 03 /r ib  ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f3 7d 28) 301 001(03) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VALIGND, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+18163, 542, 4725},
    /*   4 : VALIGND zmmreg|mask|z,zmmreg*,zmmrm512|b32,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w0 03 /r ib  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(03) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VALIGND, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+18173, 543, 4726},
    /*   5 : VALIGND zmmreg|mask|z,zmmrm512|b32,imm8 [r+vmi:fv:  evex.nds.512.66.0f3a.w0 03 /r ib  ] ND,AVX512,FUTURE */
        /* 240(f3 7d 48) 301 001(03) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VALIGND, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+18183, 543, 4726},
};

static const struct itemplate instrux_VALIGNQ[6] = {
    /*   0 : VALIGNQ xmmreg|mask|z,xmmreg*,xmmrm128|b64,imm8 [rvmi:fv:  evex.nds.128.66.0f3a.w1 03 /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(03) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VALIGNQ, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+18193, 542, 4727},
    /*   1 : VALIGNQ xmmreg|mask|z,xmmrm128|b64,imm8 [r+vmi:fv:  evex.nds.128.66.0f3a.w1 03 /r ib  ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f3 fd 08) 301 001(03) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VALIGNQ, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+18203, 542, 4727},
    /*   2 : VALIGNQ ymmreg|mask|z,ymmreg*,ymmrm256|b64,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w1 03 /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(03) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VALIGNQ, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+18213, 542, 4728},
    /*   3 : VALIGNQ ymmreg|mask|z,ymmrm256|b64,imm8 [r+vmi:fv:  evex.nds.256.66.0f3a.w1 03 /r ib  ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f3 fd 28) 301 001(03) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VALIGNQ, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+18223, 542, 4728},
    /*   4 : VALIGNQ zmmreg|mask|z,zmmreg*,zmmrm512|b64,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w1 03 /r ib  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(03) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VALIGNQ, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+18233, 543, 4729},
    /*   5 : VALIGNQ zmmreg|mask|z,zmmrm512|b64,imm8 [r+vmi:fv:  evex.nds.512.66.0f3a.w1 03 /r ib  ] ND,AVX512,FUTURE */
        /* 240(f3 fd 48) 301 001(03) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VALIGNQ, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+18243, 543, 4729},
};

static const struct itemplate instrux_VBLENDMPD[3] = {
    /*   0 : VBLENDMPD xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 65 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(65) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VBLENDMPD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+30748, 542, 4742},
    /*   1 : VBLENDMPD ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 65 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(65) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VBLENDMPD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+30757, 542, 4743},
    /*   2 : VBLENDMPD zmmreg|mask|z,zmmreg,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 65 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(65) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VBLENDMPD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+30766, 543, 4744},
};

static const struct itemplate instrux_VBLENDMPS[3] = {
    /*   0 : VBLENDMPS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 65 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(65) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VBLENDMPS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+30775, 542, 4745},
    /*   1 : VBLENDMPS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 65 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(65) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VBLENDMPS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+30784, 542, 4746},
    /*   2 : VBLENDMPS zmmreg|mask|z,zmmreg,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f38.w0 65 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(65) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VBLENDMPS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+30793, 543, 4747},
};

static const struct itemplate instrux_VBROADCASTF32X2[2] = {
    /*   0 : VBROADCASTF32X2 ymmreg|mask|z,xmmrm64 [rm:t2:    evex.256.66.0f38.w0 19 /r         ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f2 7d 28) 311 001(19) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VBROADCASTF32X2, 2, {YMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30802, 545, 4748},
    /*   1 : VBROADCASTF32X2 zmmreg|mask|z,xmmrm64 [rm:t2:    evex.512.66.0f38.w0 19 /r         ] AVX512DQ,FUTURE */
        /* 250(f2 7d 48) 311 001(19) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VBROADCASTF32X2, 2, {ZMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30811, 546, 4749},
};

static const struct itemplate instrux_VBROADCASTF32X4[2] = {
    /*   0 : VBROADCASTF32X4 ymmreg|mask|z,mem128 [rm:t4:    evex.256.66.0f38.w0 1a /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 312 001(1a) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VBROADCASTF32X4, 2, {YMMREG,MEMORY|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30820, 542, 4750},
    /*   1 : VBROADCASTF32X4 zmmreg|mask|z,mem128 [rm:t4:    evex.512.66.0f38.w0 1a /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 312 001(1a) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VBROADCASTF32X4, 2, {ZMMREG,MEMORY|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30829, 543, 4751},
};

static const struct itemplate instrux_VBROADCASTF32X8[1] = {
    /*   0 : VBROADCASTF32X8 zmmreg|mask|z,mem256 [rm:t8:    evex.512.66.0f38.w0 1b /r         ] AVX512DQ,FUTURE */
        /* 250(f2 7d 48) 313 001(1b) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VBROADCASTF32X8, 2, {ZMMREG,MEMORY|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30838, 546, 4752},
};

static const struct itemplate instrux_VBROADCASTF64X2[2] = {
    /*   0 : VBROADCASTF64X2 ymmreg|mask|z,mem128 [rm:t2:    evex.256.66.0f38.w1 1a /r         ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f2 fd 28) 311 001(1a) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VBROADCASTF64X2, 2, {YMMREG,MEMORY|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30847, 545, 4753},
    /*   1 : VBROADCASTF64X2 zmmreg|mask|z,mem128 [rm:t2:    evex.512.66.0f38.w1 1a /r         ] AVX512DQ,FUTURE */
        /* 250(f2 fd 48) 311 001(1a) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VBROADCASTF64X2, 2, {ZMMREG,MEMORY|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30856, 546, 4754},
};

static const struct itemplate instrux_VBROADCASTF64X4[1] = {
    /*   0 : VBROADCASTF64X4 zmmreg|mask|z,mem256 [rm:t4:    evex.512.66.0f38.w1 1b /r         ] AVX512,FUTURE */
        /* 250(f2 fd 48) 312 001(1b) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VBROADCASTF64X4, 2, {ZMMREG,MEMORY|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30865, 543, 4755},
};

static const struct itemplate instrux_VBROADCASTI32X2[3] = {
    /*   0 : VBROADCASTI32X2 xmmreg|mask|z,xmmrm64 [rm:t2:    evex.128.66.0f38.w0 59 /r         ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f2 7d 08) 311 001(59) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VBROADCASTI32X2, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30874, 545, 4756},
    /*   1 : VBROADCASTI32X2 ymmreg|mask|z,xmmrm64 [rm:t2:    evex.256.66.0f38.w0 59 /r         ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f2 7d 28) 311 001(59) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VBROADCASTI32X2, 2, {YMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30883, 545, 4757},
    /*   2 : VBROADCASTI32X2 zmmreg|mask|z,xmmrm64 [rm:t2:    evex.512.66.0f38.w0 59 /r         ] AVX512DQ,FUTURE */
        /* 250(f2 7d 48) 311 001(59) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VBROADCASTI32X2, 2, {ZMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30892, 546, 4758},
};

static const struct itemplate instrux_VBROADCASTI32X4[2] = {
    /*   0 : VBROADCASTI32X4 ymmreg|mask|z,mem128 [rm:t4:    evex.256.66.0f38.w0 5a /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 312 001(5a) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VBROADCASTI32X4, 2, {YMMREG,MEMORY|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30901, 542, 4759},
    /*   1 : VBROADCASTI32X4 zmmreg|mask|z,mem128 [rm:t4:    evex.512.66.0f38.w0 5a /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 312 001(5a) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VBROADCASTI32X4, 2, {ZMMREG,MEMORY|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30910, 543, 4760},
};

static const struct itemplate instrux_VBROADCASTI32X8[1] = {
    /*   0 : VBROADCASTI32X8 zmmreg|mask|z,mem256 [rm:t8:    evex.512.66.0f38.w0 5b /r         ] AVX512DQ,FUTURE */
        /* 250(f2 7d 48) 313 001(5b) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VBROADCASTI32X8, 2, {ZMMREG,MEMORY|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30919, 546, 4761},
};

static const struct itemplate instrux_VBROADCASTI64X2[2] = {
    /*   0 : VBROADCASTI64X2 ymmreg|mask|z,mem128 [rm:t2:    evex.256.66.0f38.w1 5a /r         ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f2 fd 28) 311 001(5a) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VBROADCASTI64X2, 2, {YMMREG,MEMORY|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30928, 545, 4762},
    /*   1 : VBROADCASTI64X2 zmmreg|mask|z,mem128 [rm:t2:    evex.512.66.0f38.w1 5a /r         ] AVX512DQ,FUTURE */
        /* 250(f2 fd 48) 311 001(5a) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VBROADCASTI64X2, 2, {ZMMREG,MEMORY|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30937, 546, 4763},
};

static const struct itemplate instrux_VBROADCASTI64X4[1] = {
    /*   0 : VBROADCASTI64X4 zmmreg|mask|z,mem256 [rm:t4:    evex.512.66.0f38.w1 5b /r         ] AVX512,FUTURE */
        /* 250(f2 fd 48) 312 001(5b) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VBROADCASTI64X4, 2, {ZMMREG,MEMORY|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+30946, 543, 4764},
};

static const struct itemplate instrux_VCMPEQ_OQPD[3] = {
    /*   0 : VCMPEQ_OQPD kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f.w1 c2 /r 00    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(c2) 120 001(00) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPEQ_OQPD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+4743, 542, 4783},
    /*   1 : VCMPEQ_OQPD kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f.w1 c2 /r 00    ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(c2) 120 001(00) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPEQ_OQPD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+4754, 542, 4784},
    /*   2 : VCMPEQ_OQPD kreg|mask,zmmreg,zmmrm512|b64|sae [rvmi:fv:  evex.nds.512.66.0f.w1 c2 /r 00    ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(c2) 120 001(00) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPEQ_OQPD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64|SAE,0,0}, nasm_bytecodes+4765, 543, 4785},
};

static const struct itemplate instrux_VCMPEQ_OQPS[3] = {
    /*   0 : VCMPEQ_OQPS kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.0f.w0 c2 /r 00       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 08) 301 001(c2) 120 001(00) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPEQ_OQPS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+4776, 542, 4786},
    /*   1 : VCMPEQ_OQPS kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.0f.w0 c2 /r 00       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7c 28) 301 001(c2) 120 001(00) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCMPEQ_OQPS, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+4787, 542, 4787},
    /*   2 : VCMPEQ_OQPS kreg|mask,zmmreg,zmmrm512|b32|sae [rvmi:fv:  evex.nds.512.0f.w0 c2 /r 00       ] AVX512,FUTURE */
        /* 241(f1 7c 48) 301 001(c2) 120 001(00) : EVEX,PROT,AVX512,FUTURE */
        {I_VCMPEQ_OQPS, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32|SAE,0,0}, nasm_bytecodes+4798, 543, 4788},
};

static const struct itemplate instrux_VCMPEQ_OQSD[1] = {
    /*   0 : VCMPEQ_OQSD kreg|mask,xmmreg,xmmrm64|sae [rvmi:t1s: evex.nds.lig.f2.0f.w1 c2 /r 00    ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(c2) 120 001(00) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPEQ_OQSD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+4809, 544, 4789},
};

static const struct itemplate instrux_VCMPEQ_OQSS[1] = {
    /*   0 : VCMPEQ_OQSS kreg|mask,xmmreg,xmmrm32|sae [rvmi:t1s: evex.nds.lig.f3.0f.w0 c2 /r 00    ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(c2) 120 001(00) : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCMPEQ_OQSS, 3, {OPMASKREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+4820, 544, 4790},
};

static const struct itemplate instrux_VCOMPRESSPD[6] = {
    /*   0 : VCOMPRESSPD mem128|mask,xmmreg [mr:t1s:   evex.128.66.0f38.w1 8a /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 08) 306 001(8a) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCOMPRESSPD, 2, {MEMORY|BITS128,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+31063, 542, 5153},
    /*   1 : VCOMPRESSPD mem256|mask,ymmreg [mr:t1s:   evex.256.66.0f38.w1 8a /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 28) 306 001(8a) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCOMPRESSPD, 2, {MEMORY|BITS256,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+31072, 542, 5154},
    /*   2 : VCOMPRESSPD mem512|mask,zmmreg [mr:t1s:   evex.512.66.0f38.w1 8a /r         ] AVX512,FUTURE */
        /* 250(f2 fd 48) 306 001(8a) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VCOMPRESSPD, 2, {MEMORY|BITS512,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+31081, 543, 5155},
    /*   3 : VCOMPRESSPD xmmreg|mask|z,xmmreg [mr:       evex.128.66.0f38.w1 8a /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 08) 300 001(8a) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCOMPRESSPD, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+31090, 542, 5156},
    /*   4 : VCOMPRESSPD ymmreg|mask|z,ymmreg [mr:       evex.256.66.0f38.w1 8a /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 28) 300 001(8a) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCOMPRESSPD, 2, {YMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+31099, 542, 5157},
    /*   5 : VCOMPRESSPD zmmreg|mask|z,zmmreg [mr:       evex.512.66.0f38.w1 8a /r         ] AVX512,FUTURE */
        /* 250(f2 fd 48) 300 001(8a) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VCOMPRESSPD, 2, {ZMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+31108, 543, 5158},
};

static const struct itemplate instrux_VCOMPRESSPS[6] = {
    /*   0 : VCOMPRESSPS mem128|mask,xmmreg [mr:t1s:   evex.128.66.0f38.w0 8a /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 306 001(8a) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCOMPRESSPS, 2, {MEMORY|BITS128,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+31117, 542, 5159},
    /*   1 : VCOMPRESSPS mem256|mask,ymmreg [mr:t1s:   evex.256.66.0f38.w0 8a /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 306 001(8a) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCOMPRESSPS, 2, {MEMORY|BITS256,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+31126, 542, 5160},
    /*   2 : VCOMPRESSPS mem512|mask,zmmreg [mr:t1s:   evex.512.66.0f38.w0 8a /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 306 001(8a) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VCOMPRESSPS, 2, {MEMORY|BITS512,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+31135, 543, 5161},
    /*   3 : VCOMPRESSPS xmmreg|mask|z,xmmreg [mr:       evex.128.66.0f38.w0 8a /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 300 001(8a) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCOMPRESSPS, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+31144, 542, 5162},
    /*   4 : VCOMPRESSPS ymmreg|mask|z,ymmreg [mr:       evex.256.66.0f38.w0 8a /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 300 001(8a) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCOMPRESSPS, 2, {YMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+31153, 542, 5163},
    /*   5 : VCOMPRESSPS zmmreg|mask|z,zmmreg [mr:       evex.512.66.0f38.w0 8a /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 300 001(8a) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VCOMPRESSPS, 2, {ZMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+31162, 543, 5164},
};

static const struct itemplate instrux_VCVTPD2QQ[3] = {
    /*   0 : VCVTPD2QQ xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.66.0f.w1 7b /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 fd 08) 301 001(7b) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTPD2QQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31279, 545, 5177},
    /*   1 : VCVTPD2QQ ymmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.66.0f.w1 7b /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 fd 28) 301 001(7b) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTPD2QQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31288, 545, 5178},
    /*   2 : VCVTPD2QQ zmmreg|mask|z,zmmrm512|b64|er [rm:fv:    evex.512.66.0f.w1 7b /r           ] AVX512DQ,FUTURE */
        /* 250(f1 fd 48) 301 001(7b) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VCVTPD2QQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|ER,0,0,0}, nasm_bytecodes+31297, 546, 5179},
};

static const struct itemplate instrux_VCVTPD2UDQ[3] = {
    /*   0 : VCVTPD2UDQ xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.0f.w1 79 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fc 08) 301 001(79) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPD2UDQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31306, 542, 5180},
    /*   1 : VCVTPD2UDQ xmmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.0f.w1 79 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fc 28) 301 001(79) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPD2UDQ, 2, {XMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31315, 542, 5181},
    /*   2 : VCVTPD2UDQ ymmreg|mask|z,zmmrm512|b64|er [rm:fv:    evex.512.0f.w1 79 /r              ] AVX512,FUTURE */
        /* 250(f1 fc 48) 301 001(79) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VCVTPD2UDQ, 2, {YMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|ER,0,0,0}, nasm_bytecodes+31324, 543, 5182},
};

static const struct itemplate instrux_VCVTPD2UQQ[3] = {
    /*   0 : VCVTPD2UQQ xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.66.0f.w1 79 /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 fd 08) 301 001(79) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTPD2UQQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31333, 545, 5183},
    /*   1 : VCVTPD2UQQ ymmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.66.0f.w1 79 /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 fd 28) 301 001(79) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTPD2UQQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31342, 545, 5184},
    /*   2 : VCVTPD2UQQ zmmreg|mask|z,zmmrm512|b64|er [rm:fv:    evex.512.66.0f.w1 79 /r           ] AVX512DQ,FUTURE */
        /* 250(f1 fd 48) 301 001(79) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VCVTPD2UQQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|ER,0,0,0}, nasm_bytecodes+31351, 546, 5185},
};

static const struct itemplate instrux_VCVTPS2QQ[3] = {
    /*   0 : VCVTPS2QQ xmmreg|mask|z,xmmrm64|b32 [rm:hv:    evex.128.66.0f.w0 7b /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 7d 08) 302 001(7b) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTPS2QQ, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31441, 545, 5201},
    /*   1 : VCVTPS2QQ ymmreg|mask|z,xmmrm128|b32 [rm:hv:    evex.256.66.0f.w0 7b /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 7d 28) 302 001(7b) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTPS2QQ, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31450, 545, 5202},
    /*   2 : VCVTPS2QQ zmmreg|mask|z,ymmrm256|b32|er [rm:hv:    evex.512.66.0f.w0 7b /r           ] AVX512DQ,FUTURE */
        /* 250(f1 7d 48) 302 001(7b) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VCVTPS2QQ, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+31459, 546, 5203},
};

static const struct itemplate instrux_VCVTPS2UDQ[3] = {
    /*   0 : VCVTPS2UDQ xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.0f.w0 79 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 08) 301 001(79) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPS2UDQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31468, 542, 5204},
    /*   1 : VCVTPS2UDQ ymmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.0f.w0 79 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 28) 301 001(79) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTPS2UDQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31477, 542, 5205},
    /*   2 : VCVTPS2UDQ zmmreg|mask|z,zmmrm512|b32|er [rm:fv:    evex.512.0f.w0 79 /r              ] AVX512,FUTURE */
        /* 250(f1 7c 48) 301 001(79) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VCVTPS2UDQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+31486, 543, 5206},
};

static const struct itemplate instrux_VCVTPS2UQQ[3] = {
    /*   0 : VCVTPS2UQQ xmmreg|mask|z,xmmrm64|b32 [rm:hv:    evex.128.66.0f.w0 79 /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 7d 08) 302 001(79) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTPS2UQQ, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31495, 545, 5207},
    /*   1 : VCVTPS2UQQ ymmreg|mask|z,xmmrm128|b32 [rm:hv:    evex.256.66.0f.w0 79 /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 7d 28) 302 001(79) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTPS2UQQ, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31504, 545, 5208},
    /*   2 : VCVTPS2UQQ zmmreg|mask|z,ymmrm256|b32|er [rm:hv:    evex.512.66.0f.w0 79 /r           ] AVX512DQ,FUTURE */
        /* 250(f1 7d 48) 302 001(79) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VCVTPS2UQQ, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+31513, 546, 5209},
};

static const struct itemplate instrux_VCVTQQ2PD[3] = {
    /*   0 : VCVTQQ2PD xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.f3.0f.w1 e6 /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 fe 08) 301 001(e6) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTQQ2PD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31522, 545, 5210},
    /*   1 : VCVTQQ2PD ymmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.f3.0f.w1 e6 /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 fe 28) 301 001(e6) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTQQ2PD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31531, 545, 5211},
    /*   2 : VCVTQQ2PD zmmreg|mask|z,zmmrm512|b64|er [rm:fv:    evex.512.f3.0f.w1 e6 /r           ] AVX512DQ,FUTURE */
        /* 250(f1 fe 48) 301 001(e6) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VCVTQQ2PD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|ER,0,0,0}, nasm_bytecodes+31540, 546, 5212},
};

static const struct itemplate instrux_VCVTQQ2PS[3] = {
    /*   0 : VCVTQQ2PS xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.0f.w1 5b /r              ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 fc 08) 301 001(5b) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTQQ2PS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31549, 545, 5213},
    /*   1 : VCVTQQ2PS xmmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.0f.w1 5b /r              ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 fc 28) 301 001(5b) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTQQ2PS, 2, {XMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31558, 545, 5214},
    /*   2 : VCVTQQ2PS ymmreg|mask|z,zmmrm512|b64|er [rm:fv:    evex.512.0f.w1 5b /r              ] AVX512DQ,FUTURE */
        /* 250(f1 fc 48) 301 001(5b) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VCVTQQ2PS, 2, {YMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|ER,0,0,0}, nasm_bytecodes+31567, 546, 5215},
};

static const struct itemplate instrux_VCVTSD2USI[2] = {
    /*   0 : VCVTSD2USI reg32,xmmrm64|er [rm:t1f64: evex.lig.f2.0f.w0 79 /r           ] AVX512,FUTURE */
        /* 250(f1 7f 08) 310 001(79) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTSD2USI, 2, {REG_GPR|BITS32,RM_XMM|BITS64,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+31612, 544, 5219},
    /*   1 : VCVTSD2USI reg64,xmmrm64|er [rm:t1f64: evex.lig.f2.0f.w1 79 /r           ] AVX512,FUTURE */
        /* 250(f1 ff 08) 310 001(79) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTSD2USI, 2, {REG_GPR|BITS64,RM_XMM|BITS64,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+31621, 544, 5220},
};

static const struct itemplate instrux_VCVTSS2USI[2] = {
    /*   0 : VCVTSS2USI reg32,xmmrm32|er [rm:t1f32: evex.lig.f3.0f.w0 79 /r           ] AVX512,FUTURE */
        /* 250(f1 7e 08) 307 001(79) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTSS2USI, 2, {REG_GPR|BITS32,RM_XMM|BITS32,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+31738, 544, 5228},
    /*   1 : VCVTSS2USI reg64,xmmrm32|er [rm:t1f32: evex.lig.f3.0f.w1 79 /r           ] AVX512,FUTURE */
        /* 250(f1 fe 08) 307 001(79) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTSS2USI, 2, {REG_GPR|BITS64,RM_XMM|BITS32,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+31747, 544, 5229},
};

static const struct itemplate instrux_VCVTTPD2QQ[3] = {
    /*   0 : VCVTTPD2QQ xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.66.0f.w1 7a /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 fd 08) 301 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTTPD2QQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31783, 545, 5233},
    /*   1 : VCVTTPD2QQ ymmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.66.0f.w1 7a /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 fd 28) 301 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTTPD2QQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31792, 545, 5234},
    /*   2 : VCVTTPD2QQ zmmreg|mask|z,zmmrm512|b64|sae [rm:fv:    evex.512.66.0f.w1 7a /r           ] AVX512DQ,FUTURE */
        /* 250(f1 fd 48) 301 001(7a) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VCVTTPD2QQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|SAE,0,0,0}, nasm_bytecodes+31801, 546, 5235},
};

static const struct itemplate instrux_VCVTTPD2UDQ[3] = {
    /*   0 : VCVTTPD2UDQ xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.0f.w1 78 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fc 08) 301 001(78) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTTPD2UDQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31810, 542, 5236},
    /*   1 : VCVTTPD2UDQ xmmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.0f.w1 78 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fc 28) 301 001(78) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTTPD2UDQ, 2, {XMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31819, 542, 5237},
    /*   2 : VCVTTPD2UDQ ymmreg|mask|z,zmmrm512|b64|sae [rm:fv:    evex.512.0f.w1 78 /r              ] AVX512,FUTURE */
        /* 250(f1 fc 48) 301 001(78) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VCVTTPD2UDQ, 2, {YMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|SAE,0,0,0}, nasm_bytecodes+31828, 543, 5238},
};

static const struct itemplate instrux_VCVTTPD2UQQ[3] = {
    /*   0 : VCVTTPD2UQQ xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.66.0f.w1 78 /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 fd 08) 301 001(78) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTTPD2UQQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31837, 545, 5239},
    /*   1 : VCVTTPD2UQQ ymmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.66.0f.w1 78 /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 fd 28) 301 001(78) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTTPD2UQQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+31846, 545, 5240},
    /*   2 : VCVTTPD2UQQ zmmreg|mask|z,zmmrm512|b64|sae [rm:fv:    evex.512.66.0f.w1 78 /r           ] AVX512DQ,FUTURE */
        /* 250(f1 fd 48) 301 001(78) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VCVTTPD2UQQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|SAE,0,0,0}, nasm_bytecodes+31855, 546, 5241},
};

static const struct itemplate instrux_VCVTTPS2QQ[3] = {
    /*   0 : VCVTTPS2QQ xmmreg|mask|z,xmmrm64|b32 [rm:hv:    evex.128.66.0f.w0 7a /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 7d 08) 302 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTTPS2QQ, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31891, 545, 5245},
    /*   1 : VCVTTPS2QQ ymmreg|mask|z,xmmrm128|b32 [rm:hv:    evex.256.66.0f.w0 7a /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 7d 28) 302 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTTPS2QQ, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31900, 545, 5246},
    /*   2 : VCVTTPS2QQ zmmreg|mask|z,ymmrm256|b32|sae [rm:hv:    evex.512.66.0f.w0 7a /r           ] AVX512DQ,FUTURE */
        /* 250(f1 7d 48) 302 001(7a) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VCVTTPS2QQ, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+31909, 546, 5247},
};

static const struct itemplate instrux_VCVTTPS2UDQ[3] = {
    /*   0 : VCVTTPS2UDQ xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.0f.w0 78 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 08) 301 001(78) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTTPS2UDQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31918, 542, 5248},
    /*   1 : VCVTTPS2UDQ ymmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.0f.w0 78 /r              ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7c 28) 301 001(78) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTTPS2UDQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31927, 542, 5249},
    /*   2 : VCVTTPS2UDQ zmmreg|mask|z,zmmrm512|b32|sae [rm:fv:    evex.512.0f.w0 78 /r              ] AVX512,FUTURE */
        /* 250(f1 7c 48) 301 001(78) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VCVTTPS2UDQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+31936, 543, 5250},
};

static const struct itemplate instrux_VCVTTPS2UQQ[3] = {
    /*   0 : VCVTTPS2UQQ xmmreg|mask|z,xmmrm64|b32 [rm:hv:    evex.128.66.0f.w0 78 /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 7d 08) 302 001(78) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTTPS2UQQ, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31945, 545, 5251},
    /*   1 : VCVTTPS2UQQ ymmreg|mask|z,xmmrm128|b32 [rm:hv:    evex.256.66.0f.w0 78 /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 7d 28) 302 001(78) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTTPS2UQQ, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+31954, 545, 5252},
    /*   2 : VCVTTPS2UQQ zmmreg|mask|z,ymmrm256|b32|sae [rm:hv:    evex.512.66.0f.w0 78 /r           ] AVX512DQ,FUTURE */
        /* 250(f1 7d 48) 302 001(78) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VCVTTPS2UQQ, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+31963, 546, 5253},
};

static const struct itemplate instrux_VCVTTSD2USI[2] = {
    /*   0 : VCVTTSD2USI reg32,xmmrm64|sae [rm:t1f64: evex.lig.f2.0f.w0 78 /r           ] AVX512,FUTURE */
        /* 250(f1 7f 08) 310 001(78) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTTSD2USI, 2, {REG_GPR|BITS32,RM_XMM|BITS64,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+31990, 544, 5256},
    /*   1 : VCVTTSD2USI reg64,xmmrm64|sae [rm:t1f64: evex.lig.f2.0f.w1 78 /r           ] AVX512,FUTURE */
        /* 250(f1 ff 08) 310 001(78) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTTSD2USI, 2, {REG_GPR|BITS64,RM_XMM|BITS64,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+31999, 544, 5257},
};

static const struct itemplate instrux_VCVTTSS2USI[2] = {
    /*   0 : VCVTTSS2USI reg32,xmmrm32|sae [rm:t1f32: evex.lig.f3.0f.w0 78 /r           ] AVX512,FUTURE */
        /* 250(f1 7e 08) 307 001(78) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTTSS2USI, 2, {REG_GPR|BITS32,RM_XMM|BITS32,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+32026, 544, 5260},
    /*   1 : VCVTTSS2USI reg64,xmmrm32|sae [rm:t1f32: evex.lig.f3.0f.w1 78 /r           ] AVX512,FUTURE */
        /* 250(f1 fe 08) 307 001(78) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTTSS2USI, 2, {REG_GPR|BITS64,RM_XMM|BITS32,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+32035, 544, 5261},
};

static const struct itemplate instrux_VCVTUDQ2PD[3] = {
    /*   0 : VCVTUDQ2PD xmmreg|mask|z,xmmrm64|b32 [rm:hv:    evex.128.f3.0f.w0 7a /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7e 08) 302 001(7a) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTUDQ2PD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+32044, 542, 5262},
    /*   1 : VCVTUDQ2PD ymmreg|mask|z,xmmrm128|b32 [rm:hv:    evex.256.f3.0f.w0 7a /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7e 28) 302 001(7a) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTUDQ2PD, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+32053, 542, 5263},
    /*   2 : VCVTUDQ2PD zmmreg|mask|z,ymmrm256|b32|er [rm:hv:    evex.512.f3.0f.w0 7a /r           ] AVX512,FUTURE */
        /* 250(f1 7e 48) 302 001(7a) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VCVTUDQ2PD, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+32062, 543, 5264},
};

static const struct itemplate instrux_VCVTUDQ2PS[3] = {
    /*   0 : VCVTUDQ2PS xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.f2.0f.w0 7a /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7f 08) 301 001(7a) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTUDQ2PS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+32071, 542, 5265},
    /*   1 : VCVTUDQ2PS ymmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.f2.0f.w0 7a /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7f 28) 301 001(7a) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VCVTUDQ2PS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+32080, 542, 5266},
    /*   2 : VCVTUDQ2PS zmmreg|mask|z,zmmrm512|b32|er [rm:fv:    evex.512.f2.0f.w0 7a /r           ] AVX512,FUTURE */
        /* 250(f1 7f 48) 301 001(7a) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VCVTUDQ2PS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+32089, 543, 5267},
};

static const struct itemplate instrux_VCVTUQQ2PD[3] = {
    /*   0 : VCVTUQQ2PD xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.f3.0f.w1 7a /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 fe 08) 301 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTUQQ2PD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+32098, 545, 5268},
    /*   1 : VCVTUQQ2PD ymmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.f3.0f.w1 7a /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 fe 28) 301 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTUQQ2PD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+32107, 545, 5269},
    /*   2 : VCVTUQQ2PD zmmreg|mask|z,zmmrm512|b64|er [rm:fv:    evex.512.f3.0f.w1 7a /r           ] AVX512DQ,FUTURE */
        /* 250(f1 fe 48) 301 001(7a) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VCVTUQQ2PD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|ER,0,0,0}, nasm_bytecodes+32116, 546, 5270},
};

static const struct itemplate instrux_VCVTUQQ2PS[3] = {
    /*   0 : VCVTUQQ2PS xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.f2.0f.w1 7a /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 ff 08) 301 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTUQQ2PS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+32125, 545, 5271},
    /*   1 : VCVTUQQ2PS xmmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.f2.0f.w1 7a /r           ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f1 ff 28) 301 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VCVTUQQ2PS, 2, {XMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+32134, 545, 5272},
    /*   2 : VCVTUQQ2PS ymmreg|mask|z,zmmrm512|b64|er [rm:fv:    evex.512.f2.0f.w1 7a /r           ] AVX512DQ,FUTURE */
        /* 250(f1 ff 48) 301 001(7a) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VCVTUQQ2PS, 2, {YMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|ER,0,0,0}, nasm_bytecodes+32143, 546, 5273},
};

static const struct itemplate instrux_VCVTUSI2SD[4] = {
    /*   0 : VCVTUSI2SD xmmreg,xmmreg*,rm32|er [rvm:t1s:  evex.nds.lig.f2.0f.w0 7b /r       ] AVX512,FUTURE */
        /* 241(f1 7f 08) 306 001(7b) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTUSI2SD, 3, {XMMREG,XMMREG,RM_GPR|BITS32,0,0}, {0,0,ER,0,0}, nasm_bytecodes+32152, 544, 5274},
    /*   1 : VCVTUSI2SD xmmreg,rm32|er [r+vm:t1s:  evex.nds.lig.f2.0f.w0 7b /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7f 08) 306 001(7b) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTUSI2SD, 2, {XMMREG,RM_GPR|BITS32,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+32161, 544, 5274},
    /*   2 : VCVTUSI2SD xmmreg,xmmreg*,rm64|er [rvm:t1s:  evex.nds.lig.f2.0f.w1 7b /r       ] AVX512,FUTURE */
        /* 241(f1 ff 08) 306 001(7b) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTUSI2SD, 3, {XMMREG,XMMREG,RM_GPR|BITS64,0,0}, {0,0,ER,0,0}, nasm_bytecodes+32170, 544, 5275},
    /*   3 : VCVTUSI2SD xmmreg,rm64|er [r+vm:t1s:  evex.nds.lig.f2.0f.w1 7b /r       ] ND,AVX512,FUTURE */
        /* 240(f1 ff 08) 306 001(7b) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTUSI2SD, 2, {XMMREG,RM_GPR|BITS64,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+32179, 544, 5275},
};

static const struct itemplate instrux_VCVTUSI2SS[4] = {
    /*   0 : VCVTUSI2SS xmmreg,xmmreg*,rm32|er [rvm:t1s:  evex.nds.lig.f3.0f.w0 7b /r       ] AVX512,FUTURE */
        /* 241(f1 7e 08) 306 001(7b) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTUSI2SS, 3, {XMMREG,XMMREG,RM_GPR|BITS32,0,0}, {0,0,ER,0,0}, nasm_bytecodes+32188, 544, 5276},
    /*   1 : VCVTUSI2SS xmmreg,rm32|er [r+vm:t1s:  evex.nds.lig.f3.0f.w0 7b /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7e 08) 306 001(7b) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTUSI2SS, 2, {XMMREG,RM_GPR|BITS32,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+32197, 544, 5276},
    /*   2 : VCVTUSI2SS xmmreg,xmmreg*,rm64|er [rvm:t1s:  evex.nds.lig.f3.0f.w1 7b /r       ] AVX512,FUTURE */
        /* 241(f1 fe 08) 306 001(7b) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTUSI2SS, 3, {XMMREG,XMMREG,RM_GPR|BITS64,0,0}, {0,0,ER,0,0}, nasm_bytecodes+32206, 544, 5277},
    /*   3 : VCVTUSI2SS xmmreg,rm64|er [r+vm:t1s:  evex.nds.lig.f3.0f.w1 7b /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fe 08) 306 001(7b) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VCVTUSI2SS, 2, {XMMREG,RM_GPR|BITS64,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+32215, 544, 5277},
};

static const struct itemplate instrux_VDBPSADBW[6] = {
    /*   0 : VDBPSADBW xmmreg|mask|z,xmmreg*,xmmrm128,imm8 [rvmi:fvm: evex.nds.128.66.0f3a.w0 42 /r ib  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(42) 120 023 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VDBPSADBW, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18363, 548, 5278},
    /*   1 : VDBPSADBW xmmreg|mask|z,xmmrm128,imm8 [r+vmi:fvm: evex.nds.128.66.0f3a.w0 42 /r ib  ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f3 7d 08) 303 001(42) 110 022 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VDBPSADBW, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18373, 548, 5278},
    /*   2 : VDBPSADBW ymmreg|mask|z,ymmreg*,ymmrm256,imm8 [rvmi:fvm: evex.nds.256.66.0f3a.w0 42 /r ib  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(42) 120 023 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VDBPSADBW, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18383, 548, 5279},
    /*   3 : VDBPSADBW ymmreg|mask|z,ymmrm256,imm8 [r+vmi:fvm: evex.nds.256.66.0f3a.w0 42 /r ib  ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f3 7d 28) 303 001(42) 110 022 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VDBPSADBW, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18393, 548, 5279},
    /*   4 : VDBPSADBW zmmreg|mask|z,zmmreg*,zmmrm512,imm8 [rvmi:fvm: evex.nds.512.66.0f3a.w0 42 /r ib  ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(42) 120 023 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VDBPSADBW, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18403, 549, 5280},
    /*   5 : VDBPSADBW zmmreg|mask|z,zmmrm512,imm8 [r+vmi:fvm: evex.nds.512.66.0f3a.w0 42 /r ib  ] ND,AVX512BW,FUTURE */
        /* 240(f3 7d 48) 303 001(42) 110 022 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VDBPSADBW, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18413, 549, 5280},
};

static const struct itemplate instrux_VEXP2PD[1] = {
    /*   0 : VEXP2PD zmmreg|mask|z,zmmrm512|b64|sae [rm:fv:    evex.512.66.0f38.w1 c8 /r         ] AVX512ER,FUTURE */
        /* 250(f2 fd 48) 301 001(c8) 110 : EVEX,PROT,AVX512ER,FUTURE */
        {I_VEXP2PD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|SAE,0,0,0}, nasm_bytecodes+32368, 550, 5289},
};

static const struct itemplate instrux_VEXP2PS[1] = {
    /*   0 : VEXP2PS zmmreg|mask|z,zmmrm512|b32|sae [rm:fv:    evex.512.66.0f38.w0 c8 /r         ] AVX512ER,FUTURE */
        /* 250(f2 7d 48) 301 001(c8) 110 : EVEX,PROT,AVX512ER,FUTURE */
        {I_VEXP2PS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+32377, 550, 5290},
};

static const struct itemplate instrux_VEXPANDPD[6] = {
    /*   0 : VEXPANDPD xmmreg|mask|z,mem128 [rm:t1s:   evex.128.66.0f38.w1 88 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 08) 306 001(88) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VEXPANDPD, 2, {XMMREG,MEMORY|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+32386, 542, 5291},
    /*   1 : VEXPANDPD ymmreg|mask|z,mem256 [rm:t1s:   evex.256.66.0f38.w1 88 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 28) 306 001(88) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VEXPANDPD, 2, {YMMREG,MEMORY|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+32395, 542, 5292},
    /*   2 : VEXPANDPD zmmreg|mask|z,mem512 [rm:t1s:   evex.512.66.0f38.w1 88 /r         ] AVX512,FUTURE */
        /* 250(f2 fd 48) 306 001(88) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VEXPANDPD, 2, {ZMMREG,MEMORY|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+32404, 543, 5293},
    /*   3 : VEXPANDPD xmmreg|mask|z,xmmreg [rm:t1s:   evex.128.66.0f38.w1 88 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 08) 306 001(88) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VEXPANDPD, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+32386, 542, 5294},
    /*   4 : VEXPANDPD ymmreg|mask|z,ymmreg [rm:t1s:   evex.256.66.0f38.w1 88 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 28) 306 001(88) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VEXPANDPD, 2, {YMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+32395, 542, 5295},
    /*   5 : VEXPANDPD zmmreg|mask|z,zmmreg [rm:t1s:   evex.512.66.0f38.w1 88 /r         ] AVX512,FUTURE */
        /* 250(f2 fd 48) 306 001(88) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VEXPANDPD, 2, {ZMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+32404, 543, 5296},
};

static const struct itemplate instrux_VEXPANDPS[6] = {
    /*   0 : VEXPANDPS xmmreg|mask|z,mem128 [rm:t1s:   evex.128.66.0f38.w0 88 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 306 001(88) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VEXPANDPS, 2, {XMMREG,MEMORY|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+32413, 542, 5297},
    /*   1 : VEXPANDPS ymmreg|mask|z,mem256 [rm:t1s:   evex.256.66.0f38.w0 88 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 306 001(88) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VEXPANDPS, 2, {YMMREG,MEMORY|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+32422, 542, 5298},
    /*   2 : VEXPANDPS zmmreg|mask|z,mem512 [rm:t1s:   evex.512.66.0f38.w0 88 /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 306 001(88) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VEXPANDPS, 2, {ZMMREG,MEMORY|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+32431, 543, 5299},
    /*   3 : VEXPANDPS xmmreg|mask|z,xmmreg [rm:t1s:   evex.128.66.0f38.w0 88 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 306 001(88) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VEXPANDPS, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+32413, 542, 5300},
    /*   4 : VEXPANDPS ymmreg|mask|z,ymmreg [rm:t1s:   evex.256.66.0f38.w0 88 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 306 001(88) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VEXPANDPS, 2, {YMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+32422, 542, 5301},
    /*   5 : VEXPANDPS zmmreg|mask|z,zmmreg [rm:t1s:   evex.512.66.0f38.w0 88 /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 306 001(88) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VEXPANDPS, 2, {ZMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+32431, 543, 5302},
};

static const struct itemplate instrux_VEXTRACTF32X4[4] = {
    /*   0 : VEXTRACTF32X4 xmmreg|mask|z,ymmreg,imm8 [mri:      evex.256.66.0f3a.w0 19 /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 7d 28) 300 001(19) 101 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VEXTRACTF32X4, 3, {XMMREG,YMMREG,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18423, 542, 5303},
    /*   1 : VEXTRACTF32X4 xmmreg|mask|z,zmmreg,imm8 [mri:      evex.512.66.0f3a.w0 19 /r ib      ] AVX512,FUTURE */
        /* 250(f3 7d 48) 300 001(19) 101 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VEXTRACTF32X4, 3, {XMMREG,ZMMREG,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18433, 543, 5304},
    /*   2 : VEXTRACTF32X4 mem128|mask,ymmreg,imm8 [mri:t4:   evex.256.66.0f3a.w0 19 /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 7d 28) 312 001(19) 101 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VEXTRACTF32X4, 3, {MEMORY|BITS128,YMMREG,IMM_NORMAL|BITS8,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18443, 542, 5305},
    /*   3 : VEXTRACTF32X4 mem128|mask,zmmreg,imm8 [mri:t4:   evex.512.66.0f3a.w0 19 /r ib      ] AVX512,FUTURE */
        /* 250(f3 7d 48) 312 001(19) 101 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VEXTRACTF32X4, 3, {MEMORY|BITS128,ZMMREG,IMM_NORMAL|BITS8,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18453, 543, 5306},
};

static const struct itemplate instrux_VEXTRACTF32X8[2] = {
    /*   0 : VEXTRACTF32X8 ymmreg|mask|z,zmmreg,imm8 [mri:      evex.512.66.0f3a.w0 1b /r ib      ] AVX512DQ,FUTURE */
        /* 250(f3 7d 48) 300 001(1b) 101 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VEXTRACTF32X8, 3, {YMMREG,ZMMREG,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18463, 546, 5307},
    /*   1 : VEXTRACTF32X8 mem256|mask,zmmreg,imm8 [mri:t8:   evex.512.66.0f3a.w0 1b /r ib      ] AVX512DQ,FUTURE */
        /* 250(f3 7d 48) 313 001(1b) 101 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VEXTRACTF32X8, 3, {MEMORY|BITS256,ZMMREG,IMM_NORMAL|BITS8,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18473, 546, 5308},
};

static const struct itemplate instrux_VEXTRACTF64X2[4] = {
    /*   0 : VEXTRACTF64X2 xmmreg|mask|z,ymmreg,imm8 [mri:      evex.256.66.0f3a.w1 19 /r ib      ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f3 fd 28) 300 001(19) 101 022 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VEXTRACTF64X2, 3, {XMMREG,YMMREG,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18483, 545, 5309},
    /*   1 : VEXTRACTF64X2 xmmreg|mask|z,zmmreg,imm8 [mri:      evex.512.66.0f3a.w1 19 /r ib      ] AVX512DQ,FUTURE */
        /* 250(f3 fd 48) 300 001(19) 101 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VEXTRACTF64X2, 3, {XMMREG,ZMMREG,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18493, 546, 5310},
    /*   2 : VEXTRACTF64X2 mem128|mask,ymmreg,imm8 [mri:t2:   evex.256.66.0f3a.w1 19 /r ib      ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f3 fd 28) 311 001(19) 101 022 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VEXTRACTF64X2, 3, {MEMORY|BITS128,YMMREG,IMM_NORMAL|BITS8,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18503, 545, 5311},
    /*   3 : VEXTRACTF64X2 mem128|mask,zmmreg,imm8 [mri:t2:   evex.512.66.0f3a.w1 19 /r ib      ] AVX512DQ,FUTURE */
        /* 250(f3 fd 48) 311 001(19) 101 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VEXTRACTF64X2, 3, {MEMORY|BITS128,ZMMREG,IMM_NORMAL|BITS8,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18513, 546, 5312},
};

static const struct itemplate instrux_VEXTRACTF64X4[2] = {
    /*   0 : VEXTRACTF64X4 ymmreg|mask|z,zmmreg,imm8 [mri:      evex.512.66.0f3a.w1 1b /r ib      ] AVX512,FUTURE */
        /* 250(f3 fd 48) 300 001(1b) 101 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VEXTRACTF64X4, 3, {YMMREG,ZMMREG,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18523, 543, 5313},
    /*   1 : VEXTRACTF64X4 mem256|mask,zmmreg,imm8 [mri:t4:   evex.512.66.0f3a.w1 1b /r ib      ] AVX512,FUTURE */
        /* 250(f3 fd 48) 312 001(1b) 101 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VEXTRACTF64X4, 3, {MEMORY|BITS256,ZMMREG,IMM_NORMAL|BITS8,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18533, 543, 5314},
};

static const struct itemplate instrux_VEXTRACTI32X4[4] = {
    /*   0 : VEXTRACTI32X4 xmmreg|mask|z,ymmreg,imm8 [mri:      evex.256.66.0f3a.w0 39 /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 7d 28) 300 001(39) 101 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VEXTRACTI32X4, 3, {XMMREG,YMMREG,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18543, 542, 5315},
    /*   1 : VEXTRACTI32X4 xmmreg|mask|z,zmmreg,imm8 [mri:      evex.512.66.0f3a.w0 39 /r ib      ] AVX512,FUTURE */
        /* 250(f3 7d 48) 300 001(39) 101 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VEXTRACTI32X4, 3, {XMMREG,ZMMREG,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18553, 543, 5316},
    /*   2 : VEXTRACTI32X4 mem128|mask,ymmreg,imm8 [mri:t4:   evex.256.66.0f3a.w0 39 /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 7d 28) 312 001(39) 101 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VEXTRACTI32X4, 3, {MEMORY|BITS128,YMMREG,IMM_NORMAL|BITS8,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18563, 542, 5317},
    /*   3 : VEXTRACTI32X4 mem128|mask,zmmreg,imm8 [mri:t4:   evex.512.66.0f3a.w0 39 /r ib      ] AVX512,FUTURE */
        /* 250(f3 7d 48) 312 001(39) 101 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VEXTRACTI32X4, 3, {MEMORY|BITS128,ZMMREG,IMM_NORMAL|BITS8,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18573, 543, 5318},
};

static const struct itemplate instrux_VEXTRACTI32X8[2] = {
    /*   0 : VEXTRACTI32X8 ymmreg|mask|z,zmmreg,imm8 [mri:      evex.512.66.0f3a.w0 3b /r ib      ] AVX512DQ,FUTURE */
        /* 250(f3 7d 48) 300 001(3b) 101 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VEXTRACTI32X8, 3, {YMMREG,ZMMREG,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18583, 546, 5319},
    /*   1 : VEXTRACTI32X8 mem256|mask,zmmreg,imm8 [mri:t8:   evex.512.66.0f3a.w0 3b /r ib      ] AVX512DQ,FUTURE */
        /* 250(f3 7d 48) 313 001(3b) 101 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VEXTRACTI32X8, 3, {MEMORY|BITS256,ZMMREG,IMM_NORMAL|BITS8,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18593, 546, 5320},
};

static const struct itemplate instrux_VEXTRACTI64X2[4] = {
    /*   0 : VEXTRACTI64X2 xmmreg|mask|z,ymmreg,imm8 [mri:      evex.256.66.0f3a.w1 39 /r ib      ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f3 fd 28) 300 001(39) 101 022 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VEXTRACTI64X2, 3, {XMMREG,YMMREG,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18603, 545, 5321},
    /*   1 : VEXTRACTI64X2 xmmreg|mask|z,zmmreg,imm8 [mri:      evex.512.66.0f3a.w1 39 /r ib      ] AVX512DQ,FUTURE */
        /* 250(f3 fd 48) 300 001(39) 101 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VEXTRACTI64X2, 3, {XMMREG,ZMMREG,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18613, 546, 5322},
    /*   2 : VEXTRACTI64X2 mem128|mask,ymmreg,imm8 [mri:t2:   evex.256.66.0f3a.w1 39 /r ib      ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f3 fd 28) 311 001(39) 101 022 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VEXTRACTI64X2, 3, {MEMORY|BITS128,YMMREG,IMM_NORMAL|BITS8,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18623, 545, 5323},
    /*   3 : VEXTRACTI64X2 mem128|mask,zmmreg,imm8 [mri:t2:   evex.512.66.0f3a.w1 39 /r ib      ] AVX512DQ,FUTURE */
        /* 250(f3 fd 48) 311 001(39) 101 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VEXTRACTI64X2, 3, {MEMORY|BITS128,ZMMREG,IMM_NORMAL|BITS8,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18633, 546, 5324},
};

static const struct itemplate instrux_VEXTRACTI64X4[2] = {
    /*   0 : VEXTRACTI64X4 ymmreg|mask|z,zmmreg,imm8 [mri:      evex.512.66.0f3a.w1 3b /r ib      ] AVX512,FUTURE */
        /* 250(f3 fd 48) 300 001(3b) 101 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VEXTRACTI64X4, 3, {YMMREG,ZMMREG,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+18643, 543, 5325},
    /*   1 : VEXTRACTI64X4 mem256|mask,zmmreg,imm8 [mri:t4:   evex.512.66.0f3a.w1 3b /r ib      ] AVX512,FUTURE */
        /* 250(f3 fd 48) 312 001(3b) 101 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VEXTRACTI64X4, 3, {MEMORY|BITS256,ZMMREG,IMM_NORMAL|BITS8,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18653, 543, 5326},
};

static const struct itemplate instrux_VFIXUPIMMPD[6] = {
    /*   0 : VFIXUPIMMPD xmmreg|mask|z,xmmreg*,xmmrm128|b64,imm8 [rvmi:fv:  evex.nds.128.66.0f3a.w1 54 /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(54) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFIXUPIMMPD, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+18673, 542, 5330},
    /*   1 : VFIXUPIMMPD xmmreg|mask|z,xmmrm128|b64,imm8 [r+vmi:fv:  evex.nds.128.66.0f3a.w1 54 /r ib  ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f3 fd 08) 301 001(54) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFIXUPIMMPD, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+18683, 542, 5330},
    /*   2 : VFIXUPIMMPD ymmreg|mask|z,ymmreg*,ymmrm256|b64,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w1 54 /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(54) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFIXUPIMMPD, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+18693, 542, 5331},
    /*   3 : VFIXUPIMMPD ymmreg|mask|z,ymmrm256|b64,imm8 [r+vmi:fv:  evex.nds.256.66.0f3a.w1 54 /r ib  ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f3 fd 28) 301 001(54) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFIXUPIMMPD, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+18703, 542, 5331},
    /*   4 : VFIXUPIMMPD zmmreg|mask|z,zmmreg*,zmmrm512|b64|sae,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w1 54 /r ib  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(54) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VFIXUPIMMPD, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64|SAE,0,0}, nasm_bytecodes+18713, 543, 5332},
    /*   5 : VFIXUPIMMPD zmmreg|mask|z,zmmrm512|b64|sae,imm8 [r+vmi:fv:  evex.nds.512.66.0f3a.w1 54 /r ib  ] ND,AVX512,FUTURE */
        /* 240(f3 fd 48) 301 001(54) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VFIXUPIMMPD, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64|SAE,0,0,0}, nasm_bytecodes+18723, 543, 5332},
};

static const struct itemplate instrux_VFIXUPIMMPS[6] = {
    /*   0 : VFIXUPIMMPS xmmreg|mask|z,xmmreg*,xmmrm128|b32,imm8 [rvmi:fv:  evex.nds.128.66.0f3a.w0 54 /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(54) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFIXUPIMMPS, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+18733, 542, 5333},
    /*   1 : VFIXUPIMMPS xmmreg|mask|z,xmmrm128|b32,imm8 [r+vmi:fv:  evex.nds.128.66.0f3a.w0 54 /r ib  ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f3 7d 08) 301 001(54) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFIXUPIMMPS, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+18743, 542, 5333},
    /*   2 : VFIXUPIMMPS ymmreg|mask|z,ymmreg*,ymmrm256|b32,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w0 54 /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(54) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFIXUPIMMPS, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+18753, 542, 5334},
    /*   3 : VFIXUPIMMPS ymmreg|mask|z,ymmrm256|b32,imm8 [r+vmi:fv:  evex.nds.256.66.0f3a.w0 54 /r ib  ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f3 7d 28) 301 001(54) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VFIXUPIMMPS, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+18763, 542, 5334},
    /*   4 : VFIXUPIMMPS zmmreg|mask|z,zmmreg*,zmmrm512|b32|sae,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w0 54 /r ib  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(54) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VFIXUPIMMPS, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32|SAE,0,0}, nasm_bytecodes+18773, 543, 5335},
    /*   5 : VFIXUPIMMPS zmmreg|mask|z,zmmrm512|b32|sae,imm8 [r+vmi:fv:  evex.nds.512.66.0f3a.w0 54 /r ib  ] ND,AVX512,FUTURE */
        /* 240(f3 7d 48) 301 001(54) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VFIXUPIMMPS, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+18783, 543, 5335},
};

static const struct itemplate instrux_VFIXUPIMMSD[2] = {
    /*   0 : VFIXUPIMMSD xmmreg|mask|z,xmmreg*,xmmrm64|sae,imm8 [rvmi:t1s: evex.nds.lig.66.0f3a.w1 55 /r ib  ] AVX512,FUTURE */
        /* 241(f3 fd 08) 306 001(55) 120 023 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFIXUPIMMSD, 4, {XMMREG,XMMREG,RM_XMM|BITS64,IMM_NORMAL|BITS8,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+18793, 544, 5336},
    /*   1 : VFIXUPIMMSD xmmreg|mask|z,xmmrm64|sae,imm8 [r+vmi:t1s: evex.nds.lig.66.0f3a.w1 55 /r ib  ] ND,AVX512,FUTURE */
        /* 240(f3 fd 08) 306 001(55) 110 022 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFIXUPIMMSD, 3, {XMMREG,RM_XMM|BITS64,IMM_NORMAL|BITS8,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+18803, 544, 5336},
};

static const struct itemplate instrux_VFIXUPIMMSS[2] = {
    /*   0 : VFIXUPIMMSS xmmreg|mask|z,xmmreg*,xmmrm32|sae,imm8 [rvmi:t1s: evex.nds.lig.66.0f3a.w0 55 /r ib  ] AVX512,FUTURE */
        /* 241(f3 7d 08) 306 001(55) 120 023 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFIXUPIMMSS, 4, {XMMREG,XMMREG,RM_XMM|BITS32,IMM_NORMAL|BITS8,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+18813, 544, 5337},
    /*   1 : VFIXUPIMMSS xmmreg|mask|z,xmmrm32|sae,imm8 [r+vmi:t1s: evex.nds.lig.66.0f3a.w0 55 /r ib  ] ND,AVX512,FUTURE */
        /* 240(f3 7d 08) 306 001(55) 110 022 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VFIXUPIMMSS, 3, {XMMREG,RM_XMM|BITS32,IMM_NORMAL|BITS8,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+18823, 544, 5337},
};

static const struct itemplate instrux_VFPCLASSPD[3] = {
    /*   0 : VFPCLASSPD kreg|mask,xmmrm128|b64,imm8 [rmi:fv:   evex.128.66.0f3a.w1 66 /r ib      ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f3 fd 08) 301 001(66) 110 022 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VFPCLASSPD, 3, {OPMASKREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK,B64,0,0,0}, nasm_bytecodes+18833, 545, 5470},
    /*   1 : VFPCLASSPD kreg|mask,ymmrm256|b64,imm8 [rmi:fv:   evex.256.66.0f3a.w1 66 /r ib      ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f3 fd 28) 301 001(66) 110 022 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VFPCLASSPD, 3, {OPMASKREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK,B64,0,0,0}, nasm_bytecodes+18843, 545, 5471},
    /*   2 : VFPCLASSPD kreg|mask,zmmrm512|b64,imm8 [rmi:fv:   evex.512.66.0f3a.w1 66 /r ib      ] AVX512DQ,FUTURE */
        /* 250(f3 fd 48) 301 001(66) 110 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VFPCLASSPD, 3, {OPMASKREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK,B64,0,0,0}, nasm_bytecodes+18853, 546, 5472},
};

static const struct itemplate instrux_VFPCLASSPS[3] = {
    /*   0 : VFPCLASSPS kreg|mask,xmmrm128|b32,imm8 [rmi:fv:   evex.128.66.0f3a.w0 66 /r ib      ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f3 7d 08) 301 001(66) 110 022 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VFPCLASSPS, 3, {OPMASKREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK,B32,0,0,0}, nasm_bytecodes+18863, 545, 5473},
    /*   1 : VFPCLASSPS kreg|mask,ymmrm256|b32,imm8 [rmi:fv:   evex.256.66.0f3a.w0 66 /r ib      ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f3 7d 28) 301 001(66) 110 022 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VFPCLASSPS, 3, {OPMASKREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK,B32,0,0,0}, nasm_bytecodes+18873, 545, 5474},
    /*   2 : VFPCLASSPS kreg|mask,zmmrm512|b32,imm8 [rmi:fv:   evex.512.66.0f3a.w0 66 /r ib      ] AVX512DQ,FUTURE */
        /* 250(f3 7d 48) 301 001(66) 110 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VFPCLASSPS, 3, {OPMASKREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK,B32,0,0,0}, nasm_bytecodes+18883, 546, 5475},
};

static const struct itemplate instrux_VFPCLASSSD[1] = {
    /*   0 : VFPCLASSSD kreg|mask,xmmrm64,imm8 [rmi:t1s:  evex.lig.66.0f3a.w1 67 /r ib      ] AVX512DQ,FUTURE */
        /* 250(f3 fd 08) 306 001(67) 110 022 : LIG,EVEX,PROT,AVX512DQ,FUTURE */
        {I_VFPCLASSSD, 3, {OPMASKREG,RM_XMM|BITS64,IMM_NORMAL|BITS8,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18893, 552, 5476},
};

static const struct itemplate instrux_VFPCLASSSS[1] = {
    /*   0 : VFPCLASSSS kreg|mask,xmmrm32,imm8 [rmi:t1s:  evex.lig.66.0f3a.w0 67 /r ib      ] AVX512DQ,FUTURE */
        /* 250(f3 7d 08) 306 001(67) 110 022 : LIG,EVEX,PROT,AVX512DQ,FUTURE */
        {I_VFPCLASSSS, 3, {OPMASKREG,RM_XMM|BITS32,IMM_NORMAL|BITS8,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18903, 552, 5477},
};

static const struct itemplate instrux_VGATHERPF0DPD[1] = {
    /*   0 : VGATHERPF0DPD ymem64|mask [m:t1s:    vsiby evex.512.66.0f38.w1 c6 /1   ] AVX512PF,FUTURE */
        /* 375 250(f2 fd 48) 306 001(c6) 201 : EVEX,PROT,AVX512PF,FUTURE */
        {I_VGATHERPF0DPD, 1, {YMEM|BITS64,0,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18973, 553, 5484},
};

static const struct itemplate instrux_VGATHERPF0DPS[1] = {
    /*   0 : VGATHERPF0DPS zmem32|mask [m:t1s:    vsibz evex.512.66.0f38.w0 c6 /1   ] AVX512PF,FUTURE */
        /* 376 250(f2 7d 48) 306 001(c6) 201 : EVEX,PROT,AVX512PF,FUTURE */
        {I_VGATHERPF0DPS, 1, {ZMEM|BITS32,0,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18983, 553, 5485},
};

static const struct itemplate instrux_VGATHERPF0QPD[1] = {
    /*   0 : VGATHERPF0QPD zmem64|mask [m:t1s:    vsibz evex.512.66.0f38.w1 c7 /1   ] AVX512PF,FUTURE */
        /* 376 250(f2 fd 48) 306 001(c7) 201 : EVEX,PROT,AVX512PF,FUTURE */
        {I_VGATHERPF0QPD, 1, {ZMEM|BITS64,0,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+18993, 553, 5486},
};

static const struct itemplate instrux_VGATHERPF0QPS[1] = {
    /*   0 : VGATHERPF0QPS zmem32|mask [m:t1s:    vsibz evex.512.66.0f38.w0 c7 /1   ] AVX512PF,FUTURE */
        /* 376 250(f2 7d 48) 306 001(c7) 201 : EVEX,PROT,AVX512PF,FUTURE */
        {I_VGATHERPF0QPS, 1, {ZMEM|BITS32,0,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+19003, 553, 5487},
};

static const struct itemplate instrux_VGATHERPF1DPD[1] = {
    /*   0 : VGATHERPF1DPD ymem64|mask [m:t1s:    vsiby evex.512.66.0f38.w1 c6 /2   ] AVX512PF,FUTURE */
        /* 375 250(f2 fd 48) 306 001(c6) 202 : EVEX,PROT,AVX512PF,FUTURE */
        {I_VGATHERPF1DPD, 1, {YMEM|BITS64,0,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+19013, 553, 5488},
};

static const struct itemplate instrux_VGATHERPF1DPS[1] = {
    /*   0 : VGATHERPF1DPS zmem32|mask [m:t1s:    vsibz evex.512.66.0f38.w0 c6 /2   ] AVX512PF,FUTURE */
        /* 376 250(f2 7d 48) 306 001(c6) 202 : EVEX,PROT,AVX512PF,FUTURE */
        {I_VGATHERPF1DPS, 1, {ZMEM|BITS32,0,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+19023, 553, 5489},
};

static const struct itemplate instrux_VGATHERPF1QPD[1] = {
    /*   0 : VGATHERPF1QPD zmem64|mask [m:t1s:    vsibz evex.512.66.0f38.w1 c7 /2   ] AVX512PF,FUTURE */
        /* 376 250(f2 fd 48) 306 001(c7) 202 : EVEX,PROT,AVX512PF,FUTURE */
        {I_VGATHERPF1QPD, 1, {ZMEM|BITS64,0,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+19033, 553, 5490},
};

static const struct itemplate instrux_VGATHERPF1QPS[1] = {
    /*   0 : VGATHERPF1QPS zmem32|mask [m:t1s:    vsibz evex.512.66.0f38.w0 c7 /2   ] AVX512PF,FUTURE */
        /* 376 250(f2 7d 48) 306 001(c7) 202 : EVEX,PROT,AVX512PF,FUTURE */
        {I_VGATHERPF1QPS, 1, {ZMEM|BITS32,0,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+19043, 553, 5491},
};

static const struct itemplate instrux_VGETEXPPD[3] = {
    /*   0 : VGETEXPPD xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.66.0f38.w1 42 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 08) 301 001(42) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VGETEXPPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+33628, 542, 5498},
    /*   1 : VGETEXPPD ymmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.66.0f38.w1 42 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 28) 301 001(42) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VGETEXPPD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+33637, 542, 5499},
    /*   2 : VGETEXPPD zmmreg|mask|z,zmmrm512|b64|sae [rm:fv:    evex.512.66.0f38.w1 42 /r         ] AVX512,FUTURE */
        /* 250(f2 fd 48) 301 001(42) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VGETEXPPD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|SAE,0,0,0}, nasm_bytecodes+33646, 543, 5500},
};

static const struct itemplate instrux_VGETEXPPS[3] = {
    /*   0 : VGETEXPPS xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.66.0f38.w0 42 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 301 001(42) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VGETEXPPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+33655, 542, 5501},
    /*   1 : VGETEXPPS ymmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.66.0f38.w0 42 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 301 001(42) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VGETEXPPS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+33664, 542, 5502},
    /*   2 : VGETEXPPS zmmreg|mask|z,zmmrm512|b32|sae [rm:fv:    evex.512.66.0f38.w0 42 /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 301 001(42) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VGETEXPPS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+33673, 543, 5503},
};

static const struct itemplate instrux_VGETEXPSD[1] = {
    /*   0 : VGETEXPSD xmmreg|mask|z,xmmreg,xmmrm64|sae [rvm:t1s:  evex.nds.lig.66.0f38.w1 43 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 08) 306 001(43) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VGETEXPSD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+33682, 544, 5504},
};

static const struct itemplate instrux_VGETEXPSS[1] = {
    /*   0 : VGETEXPSS xmmreg|mask|z,xmmreg,xmmrm32|sae [rvm:t1s:  evex.nds.lig.66.0f38.w0 43 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 08) 306 001(43) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VGETEXPSS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+33691, 544, 5505},
};

static const struct itemplate instrux_VGETMANTPD[3] = {
    /*   0 : VGETMANTPD xmmreg|mask|z,xmmrm128|b64,imm8 [rmi:fv:   evex.128.66.0f3a.w1 26 /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 fd 08) 301 001(26) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VGETMANTPD, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+19113, 542, 5506},
    /*   1 : VGETMANTPD ymmreg|mask|z,ymmrm256|b64,imm8 [rmi:fv:   evex.256.66.0f3a.w1 26 /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 fd 28) 301 001(26) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VGETMANTPD, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+19123, 542, 5507},
    /*   2 : VGETMANTPD zmmreg|mask|z,zmmrm512|b64|sae,imm8 [rmi:fv:   evex.512.66.0f3a.w1 26 /r ib      ] AVX512,FUTURE */
        /* 250(f3 fd 48) 301 001(26) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VGETMANTPD, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64|SAE,0,0,0}, nasm_bytecodes+19133, 543, 5508},
};

static const struct itemplate instrux_VGETMANTPS[3] = {
    /*   0 : VGETMANTPS xmmreg|mask|z,xmmrm128|b32,imm8 [rmi:fv:   evex.128.66.0f3a.w0 26 /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 7d 08) 301 001(26) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VGETMANTPS, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+19143, 542, 5509},
    /*   1 : VGETMANTPS ymmreg|mask|z,ymmrm256|b32,imm8 [rmi:fv:   evex.256.66.0f3a.w0 26 /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 7d 28) 301 001(26) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VGETMANTPS, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+19153, 542, 5510},
    /*   2 : VGETMANTPS zmmreg|mask|z,zmmrm512|b32|sae,imm8 [rmi:fv:   evex.512.66.0f3a.w0 26 /r ib      ] AVX512,FUTURE */
        /* 250(f3 7d 48) 301 001(26) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VGETMANTPS, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+19163, 543, 5511},
};

static const struct itemplate instrux_VGETMANTSD[1] = {
    /*   0 : VGETMANTSD xmmreg|mask|z,xmmreg,xmmrm64|sae,imm8 [rvmi:t1s: evex.nds.lig.66.0f3a.w1 27 /r ib  ] AVX512,FUTURE */
        /* 241(f3 fd 08) 306 001(27) 120 023 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VGETMANTSD, 4, {XMMREG,XMMREG,RM_XMM|BITS64,IMM_NORMAL|BITS8,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+19173, 544, 5512},
};

static const struct itemplate instrux_VGETMANTSS[1] = {
    /*   0 : VGETMANTSS xmmreg|mask|z,xmmreg,xmmrm32|sae,imm8 [rvmi:t1s: evex.nds.lig.66.0f3a.w0 27 /r ib  ] AVX512,FUTURE */
        /* 241(f3 7d 08) 306 001(27) 120 023 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VGETMANTSS, 4, {XMMREG,XMMREG,RM_XMM|BITS32,IMM_NORMAL|BITS8,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+19183, 544, 5513},
};

static const struct itemplate instrux_VINSERTF32X4[4] = {
    /*   0 : VINSERTF32X4 ymmreg|mask|z,ymmreg*,xmmrm128,imm8 [rvmi:t4:  evex.nds.256.66.0f3a.w0 18 /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 312 001(18) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VINSERTF32X4, 4, {YMMREG,YMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19193, 542, 5514},
    /*   1 : VINSERTF32X4 ymmreg|mask|z,xmmrm128,imm8 [r+vmi:t4:  evex.nds.256.66.0f3a.w0 18 /r ib  ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f3 7d 28) 312 001(18) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VINSERTF32X4, 3, {YMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19203, 542, 5514},
    /*   2 : VINSERTF32X4 zmmreg|mask|z,zmmreg*,xmmrm128,imm8 [rvmi:t4:  evex.nds.512.66.0f3a.w0 18 /r ib  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 312 001(18) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VINSERTF32X4, 4, {ZMMREG,ZMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19213, 543, 5515},
    /*   3 : VINSERTF32X4 zmmreg|mask|z,xmmrm128,imm8 [r+vmi:t4:  evex.nds.512.66.0f3a.w0 18 /r ib  ] ND,AVX512,FUTURE */
        /* 240(f3 7d 48) 312 001(18) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VINSERTF32X4, 3, {ZMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19223, 543, 5515},
};

static const struct itemplate instrux_VINSERTF32X8[2] = {
    /*   0 : VINSERTF32X8 zmmreg|mask|z,zmmreg*,ymmrm256,imm8 [rvmi:t8:  evex.nds.512.66.0f3a.w0 1a /r ib  ] AVX512DQ,FUTURE */
        /* 241(f3 7d 48) 313 001(1a) 120 023 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VINSERTF32X8, 4, {ZMMREG,ZMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19233, 546, 5516},
    /*   1 : VINSERTF32X8 zmmreg|mask|z,ymmrm256,imm8 [r+vmi:t8:  evex.nds.512.66.0f3a.w0 1a /r ib  ] ND,AVX512DQ,FUTURE */
        /* 240(f3 7d 48) 313 001(1a) 110 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VINSERTF32X8, 3, {ZMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19243, 546, 5516},
};

static const struct itemplate instrux_VINSERTF64X2[4] = {
    /*   0 : VINSERTF64X2 ymmreg|mask|z,ymmreg*,xmmrm128,imm8 [rvmi:t2:  evex.nds.256.66.0f3a.w1 18 /r ib  ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f3 fd 28) 311 001(18) 120 023 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VINSERTF64X2, 4, {YMMREG,YMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19253, 545, 5517},
    /*   1 : VINSERTF64X2 ymmreg|mask|z,xmmrm128,imm8 [r+vmi:t2:  evex.nds.256.66.0f3a.w1 18 /r ib  ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f3 fd 28) 311 001(18) 110 022 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VINSERTF64X2, 3, {YMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19263, 545, 5517},
    /*   2 : VINSERTF64X2 zmmreg|mask|z,zmmreg*,xmmrm128,imm8 [rvmi:t2:  evex.nds.512.66.0f3a.w1 18 /r ib  ] AVX512DQ,FUTURE */
        /* 241(f3 fd 48) 311 001(18) 120 023 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VINSERTF64X2, 4, {ZMMREG,ZMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19273, 546, 5518},
    /*   3 : VINSERTF64X2 zmmreg|mask|z,xmmrm128,imm8 [r+vmi:t2:  evex.nds.512.66.0f3a.w1 18 /r ib  ] ND,AVX512DQ,FUTURE */
        /* 240(f3 fd 48) 311 001(18) 110 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VINSERTF64X2, 3, {ZMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19283, 546, 5518},
};

static const struct itemplate instrux_VINSERTF64X4[2] = {
    /*   0 : VINSERTF64X4 zmmreg|mask|z,zmmreg*,ymmrm256,imm8 [rvmi:t4:  evex.nds.512.66.0f3a.w1 1a /r ib  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 312 001(1a) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VINSERTF64X4, 4, {ZMMREG,ZMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19293, 543, 5519},
    /*   1 : VINSERTF64X4 zmmreg|mask|z,ymmrm256,imm8 [r+vmi:t4:  evex.nds.512.66.0f3a.w1 1a /r ib  ] ND,AVX512,FUTURE */
        /* 240(f3 fd 48) 312 001(1a) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VINSERTF64X4, 3, {ZMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19303, 543, 5519},
};

static const struct itemplate instrux_VINSERTI32X4[4] = {
    /*   0 : VINSERTI32X4 ymmreg|mask|z,ymmreg*,xmmrm128,imm8 [rvmi:t4:  evex.nds.256.66.0f3a.w0 38 /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 312 001(38) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VINSERTI32X4, 4, {YMMREG,YMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19313, 542, 5520},
    /*   1 : VINSERTI32X4 ymmreg|mask|z,xmmrm128,imm8 [r+vmi:t4:  evex.nds.256.66.0f3a.w0 38 /r ib  ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f3 7d 28) 312 001(38) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VINSERTI32X4, 3, {YMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19323, 542, 5520},
    /*   2 : VINSERTI32X4 zmmreg|mask|z,zmmreg*,xmmrm128,imm8 [rvmi:t4:  evex.nds.512.66.0f3a.w0 38 /r ib  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 312 001(38) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VINSERTI32X4, 4, {ZMMREG,ZMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19333, 543, 5521},
    /*   3 : VINSERTI32X4 zmmreg|mask|z,xmmrm128,imm8 [r+vmi:t4:  evex.nds.512.66.0f3a.w0 38 /r ib  ] ND,AVX512,FUTURE */
        /* 240(f3 7d 48) 312 001(38) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VINSERTI32X4, 3, {ZMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19343, 543, 5521},
};

static const struct itemplate instrux_VINSERTI32X8[2] = {
    /*   0 : VINSERTI32X8 zmmreg|mask|z,zmmreg*,ymmrm256,imm8 [rvmi:t8:  evex.nds.512.66.0f3a.w0 3a /r ib  ] AVX512DQ,FUTURE */
        /* 241(f3 7d 48) 313 001(3a) 120 023 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VINSERTI32X8, 4, {ZMMREG,ZMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19353, 546, 5522},
    /*   1 : VINSERTI32X8 zmmreg|mask|z,ymmrm256,imm8 [r+vmi:t8:  evex.nds.512.66.0f3a.w0 3a /r ib  ] ND,AVX512DQ,FUTURE */
        /* 240(f3 7d 48) 313 001(3a) 110 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VINSERTI32X8, 3, {ZMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19363, 546, 5522},
};

static const struct itemplate instrux_VINSERTI64X2[4] = {
    /*   0 : VINSERTI64X2 ymmreg|mask|z,ymmreg*,xmmrm128,imm8 [rvmi:t2:  evex.nds.256.66.0f3a.w1 38 /r ib  ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f3 fd 28) 311 001(38) 120 023 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VINSERTI64X2, 4, {YMMREG,YMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19373, 545, 5523},
    /*   1 : VINSERTI64X2 ymmreg|mask|z,xmmrm128,imm8 [r+vmi:t2:  evex.nds.256.66.0f3a.w1 38 /r ib  ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f3 fd 28) 311 001(38) 110 022 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VINSERTI64X2, 3, {YMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19383, 545, 5523},
    /*   2 : VINSERTI64X2 zmmreg|mask|z,zmmreg*,xmmrm128,imm8 [rvmi:t2:  evex.nds.512.66.0f3a.w1 38 /r ib  ] AVX512DQ,FUTURE */
        /* 241(f3 fd 48) 311 001(38) 120 023 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VINSERTI64X2, 4, {ZMMREG,ZMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19393, 546, 5524},
    /*   3 : VINSERTI64X2 zmmreg|mask|z,xmmrm128,imm8 [r+vmi:t2:  evex.nds.512.66.0f3a.w1 38 /r ib  ] ND,AVX512DQ,FUTURE */
        /* 240(f3 fd 48) 311 001(38) 110 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VINSERTI64X2, 3, {ZMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19403, 546, 5524},
};

static const struct itemplate instrux_VINSERTI64X4[2] = {
    /*   0 : VINSERTI64X4 zmmreg|mask|z,zmmreg*,ymmrm256,imm8 [rvmi:t4:  evex.nds.512.66.0f3a.w1 3a /r ib  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 312 001(3a) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VINSERTI64X4, 4, {ZMMREG,ZMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19413, 543, 5525},
    /*   1 : VINSERTI64X4 zmmreg|mask|z,ymmrm256,imm8 [r+vmi:t4:  evex.nds.512.66.0f3a.w1 3a /r ib  ] ND,AVX512,FUTURE */
        /* 240(f3 fd 48) 312 001(3a) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VINSERTI64X4, 3, {ZMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+19423, 543, 5525},
};

static const struct itemplate instrux_VMOVDQA32[6] = {
    /*   0 : VMOVDQA32 xmmreg|mask|z,xmmrm128 [rm:fvm:   evex.128.66.0f.w0 6f /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7d 08) 303 001(6f) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVDQA32, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34195, 542, 5566},
    /*   1 : VMOVDQA32 ymmreg|mask|z,ymmrm256 [rm:fvm:   evex.256.66.0f.w0 6f /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7d 28) 303 001(6f) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVDQA32, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34204, 542, 5567},
    /*   2 : VMOVDQA32 zmmreg|mask|z,zmmrm512 [rm:fvm:   evex.512.66.0f.w0 6f /r           ] AVX512,FUTURE */
        /* 250(f1 7d 48) 303 001(6f) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVDQA32, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34213, 543, 5568},
    /*   3 : VMOVDQA32 xmmrm128|mask|z,xmmreg [mr:fvm:   evex.128.66.0f.w0 7f /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7d 08) 303 001(7f) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVDQA32, 2, {RM_XMM|BITS128,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34222, 542, 5569},
    /*   4 : VMOVDQA32 ymmrm256|mask|z,ymmreg [mr:fvm:   evex.256.66.0f.w0 7f /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7d 28) 303 001(7f) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVDQA32, 2, {RM_YMM|BITS256,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34231, 542, 5570},
    /*   5 : VMOVDQA32 zmmrm512|mask|z,zmmreg [mr:fvm:   evex.512.66.0f.w0 7f /r           ] AVX512,FUTURE */
        /* 250(f1 7d 48) 303 001(7f) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVDQA32, 2, {RM_ZMM|BITS512,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34240, 543, 5571},
};

static const struct itemplate instrux_VMOVDQA64[6] = {
    /*   0 : VMOVDQA64 xmmreg|mask|z,xmmrm128 [rm:fvm:   evex.128.66.0f.w1 6f /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 08) 303 001(6f) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVDQA64, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34249, 542, 5572},
    /*   1 : VMOVDQA64 ymmreg|mask|z,ymmrm256 [rm:fvm:   evex.256.66.0f.w1 6f /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 28) 303 001(6f) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVDQA64, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34258, 542, 5573},
    /*   2 : VMOVDQA64 zmmreg|mask|z,zmmrm512 [rm:fvm:   evex.512.66.0f.w1 6f /r           ] AVX512,FUTURE */
        /* 250(f1 fd 48) 303 001(6f) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVDQA64, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34267, 543, 5574},
    /*   3 : VMOVDQA64 xmmrm128|mask|z,xmmreg [mr:fvm:   evex.128.66.0f.w1 7f /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 08) 303 001(7f) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVDQA64, 2, {RM_XMM|BITS128,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34276, 542, 5575},
    /*   4 : VMOVDQA64 ymmrm256|mask|z,ymmreg [mr:fvm:   evex.256.66.0f.w1 7f /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fd 28) 303 001(7f) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVDQA64, 2, {RM_YMM|BITS256,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34285, 542, 5576},
    /*   5 : VMOVDQA64 zmmrm512|mask|z,zmmreg [mr:fvm:   evex.512.66.0f.w1 7f /r           ] AVX512,FUTURE */
        /* 250(f1 fd 48) 303 001(7f) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVDQA64, 2, {RM_ZMM|BITS512,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34294, 543, 5577},
};

static const struct itemplate instrux_VMOVDQU16[6] = {
    /*   0 : VMOVDQU16 xmmreg|mask|z,xmmrm128 [rm:fvm:   evex.128.f2.0f.w1 6f /r           ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f1 ff 08) 303 001(6f) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VMOVDQU16, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34303, 548, 5578},
    /*   1 : VMOVDQU16 ymmreg|mask|z,ymmrm256 [rm:fvm:   evex.256.f2.0f.w1 6f /r           ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f1 ff 28) 303 001(6f) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VMOVDQU16, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34312, 548, 5579},
    /*   2 : VMOVDQU16 zmmreg|mask|z,zmmrm512 [rm:fvm:   evex.512.f2.0f.w1 6f /r           ] AVX512BW,FUTURE */
        /* 250(f1 ff 48) 303 001(6f) 110 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VMOVDQU16, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34321, 549, 5580},
    /*   3 : VMOVDQU16 xmmrm128|mask|z,xmmreg [mr:fvm:   evex.128.f2.0f.w1 7f /r           ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f1 ff 08) 303 001(7f) 101 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VMOVDQU16, 2, {RM_XMM|BITS128,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34330, 548, 5581},
    /*   4 : VMOVDQU16 ymmrm256|mask|z,ymmreg [mr:fvm:   evex.256.f2.0f.w1 7f /r           ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f1 ff 28) 303 001(7f) 101 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VMOVDQU16, 2, {RM_YMM|BITS256,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34339, 548, 5582},
    /*   5 : VMOVDQU16 zmmrm512|mask|z,zmmreg [mr:fvm:   evex.512.f2.0f.w1 7f /r           ] AVX512BW,FUTURE */
        /* 250(f1 ff 48) 303 001(7f) 101 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VMOVDQU16, 2, {RM_ZMM|BITS512,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34348, 549, 5583},
};

static const struct itemplate instrux_VMOVDQU32[6] = {
    /*   0 : VMOVDQU32 xmmreg|mask|z,xmmrm128 [rm:fvm:   evex.128.f3.0f.w0 6f /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7e 08) 303 001(6f) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVDQU32, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34357, 542, 5584},
    /*   1 : VMOVDQU32 ymmreg|mask|z,ymmrm256 [rm:fvm:   evex.256.f3.0f.w0 6f /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7e 28) 303 001(6f) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVDQU32, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34366, 542, 5585},
    /*   2 : VMOVDQU32 zmmreg|mask|z,zmmrm512 [rm:fvm:   evex.512.f3.0f.w0 6f /r           ] AVX512,FUTURE */
        /* 250(f1 7e 48) 303 001(6f) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVDQU32, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34375, 543, 5586},
    /*   3 : VMOVDQU32 xmmrm128|mask|z,xmmreg [mr:fvm:   evex.128.f3.0f.w0 7f /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7e 08) 303 001(7f) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVDQU32, 2, {RM_XMM|BITS128,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34384, 542, 5587},
    /*   4 : VMOVDQU32 ymmrm256|mask|z,ymmreg [mr:fvm:   evex.256.f3.0f.w0 7f /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 7e 28) 303 001(7f) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVDQU32, 2, {RM_YMM|BITS256,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34393, 542, 5588},
    /*   5 : VMOVDQU32 zmmrm512|mask|z,zmmreg [mr:fvm:   evex.512.f3.0f.w0 7f /r           ] AVX512,FUTURE */
        /* 250(f1 7e 48) 303 001(7f) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVDQU32, 2, {RM_ZMM|BITS512,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34402, 543, 5589},
};

static const struct itemplate instrux_VMOVDQU64[6] = {
    /*   0 : VMOVDQU64 xmmreg|mask|z,xmmrm128 [rm:fvm:   evex.128.f3.0f.w1 6f /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fe 08) 303 001(6f) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVDQU64, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34411, 542, 5590},
    /*   1 : VMOVDQU64 ymmreg|mask|z,ymmrm256 [rm:fvm:   evex.256.f3.0f.w1 6f /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fe 28) 303 001(6f) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVDQU64, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34420, 542, 5591},
    /*   2 : VMOVDQU64 zmmreg|mask|z,zmmrm512 [rm:fvm:   evex.512.f3.0f.w1 6f /r           ] AVX512,FUTURE */
        /* 250(f1 fe 48) 303 001(6f) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVDQU64, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34429, 543, 5592},
    /*   3 : VMOVDQU64 xmmrm128|mask|z,xmmreg [mr:fvm:   evex.128.f3.0f.w1 7f /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fe 08) 303 001(7f) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVDQU64, 2, {RM_XMM|BITS128,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34438, 542, 5593},
    /*   4 : VMOVDQU64 ymmrm256|mask|z,ymmreg [mr:fvm:   evex.256.f3.0f.w1 7f /r           ] AVX512,AVX512VL,FUTURE */
        /* 250(f1 fe 28) 303 001(7f) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VMOVDQU64, 2, {RM_YMM|BITS256,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34447, 542, 5594},
    /*   5 : VMOVDQU64 zmmrm512|mask|z,zmmreg [mr:fvm:   evex.512.f3.0f.w1 7f /r           ] AVX512,FUTURE */
        /* 250(f1 fe 48) 303 001(7f) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VMOVDQU64, 2, {RM_ZMM|BITS512,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34456, 543, 5595},
};

static const struct itemplate instrux_VMOVDQU8[6] = {
    /*   0 : VMOVDQU8 xmmreg|mask|z,xmmrm128 [rm:fvm:   evex.128.f2.0f.w0 6f /r           ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f1 7f 08) 303 001(6f) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VMOVDQU8, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34465, 548, 5596},
    /*   1 : VMOVDQU8 ymmreg|mask|z,ymmrm256 [rm:fvm:   evex.256.f2.0f.w0 6f /r           ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f1 7f 28) 303 001(6f) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VMOVDQU8, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34474, 548, 5597},
    /*   2 : VMOVDQU8 zmmreg|mask|z,zmmrm512 [rm:fvm:   evex.512.f2.0f.w0 6f /r           ] AVX512BW,FUTURE */
        /* 250(f1 7f 48) 303 001(6f) 110 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VMOVDQU8, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34483, 549, 5598},
    /*   3 : VMOVDQU8 xmmrm128|mask|z,xmmreg [mr:fvm:   evex.128.f2.0f.w0 7f /r           ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f1 7f 08) 303 001(7f) 101 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VMOVDQU8, 2, {RM_XMM|BITS128,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34492, 548, 5599},
    /*   4 : VMOVDQU8 ymmrm256|mask|z,ymmreg [mr:fvm:   evex.256.f2.0f.w0 7f /r           ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f1 7f 28) 303 001(7f) 101 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VMOVDQU8, 2, {RM_YMM|BITS256,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34501, 548, 5600},
    /*   5 : VMOVDQU8 zmmrm512|mask|z,zmmreg [mr:fvm:   evex.512.f2.0f.w0 7f /r           ] AVX512BW,FUTURE */
        /* 250(f1 7f 48) 303 001(7f) 101 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VMOVDQU8, 2, {RM_ZMM|BITS512,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+34510, 549, 5601},
};

static const struct itemplate instrux_VPABSQ[3] = {
    /*   0 : VPABSQ xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.66.0f38.w1 1f /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 08) 301 001(1f) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPABSQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+35437, 542, 5680},
    /*   1 : VPABSQ ymmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.66.0f38.w1 1f /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 28) 301 001(1f) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPABSQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+35446, 542, 5681},
    /*   2 : VPABSQ zmmreg|mask|z,zmmrm512|b64 [rm:fv:    evex.512.66.0f38.w1 1f /r         ] AVX512,FUTURE */
        /* 250(f2 fd 48) 301 001(1f) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPABSQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+35455, 543, 5682},
};

static const struct itemplate instrux_VPANDD[6] = {
    /*   0 : VPANDD xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f.w0 db /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 08) 301 001(db) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPANDD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+36139, 542, 5725},
    /*   1 : VPANDD xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f.w0 db /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 08) 301 001(db) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPANDD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+36148, 542, 5725},
    /*   2 : VPANDD ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f.w0 db /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 28) 301 001(db) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPANDD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+36157, 542, 5726},
    /*   3 : VPANDD ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f.w0 db /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 28) 301 001(db) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPANDD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+36166, 542, 5726},
    /*   4 : VPANDD zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f.w0 db /r       ] AVX512,FUTURE */
        /* 241(f1 7d 48) 301 001(db) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPANDD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+36175, 543, 5727},
    /*   5 : VPANDD zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f.w0 db /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7d 48) 301 001(db) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPANDD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+36184, 543, 5727},
};

static const struct itemplate instrux_VPANDND[6] = {
    /*   0 : VPANDND xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f.w0 df /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 08) 301 001(df) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPANDND, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+36193, 542, 5728},
    /*   1 : VPANDND xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f.w0 df /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 08) 301 001(df) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPANDND, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+36202, 542, 5728},
    /*   2 : VPANDND ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f.w0 df /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 28) 301 001(df) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPANDND, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+36211, 542, 5729},
    /*   3 : VPANDND ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f.w0 df /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 28) 301 001(df) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPANDND, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+36220, 542, 5729},
    /*   4 : VPANDND zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f.w0 df /r       ] AVX512,FUTURE */
        /* 241(f1 7d 48) 301 001(df) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPANDND, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+36229, 543, 5730},
    /*   5 : VPANDND zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f.w0 df /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7d 48) 301 001(df) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPANDND, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+36238, 543, 5730},
};

static const struct itemplate instrux_VPANDNQ[6] = {
    /*   0 : VPANDNQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f.w1 df /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(df) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPANDNQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+36247, 542, 5731},
    /*   1 : VPANDNQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f.w1 df /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(df) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPANDNQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+36256, 542, 5731},
    /*   2 : VPANDNQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f.w1 df /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(df) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPANDNQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+36265, 542, 5732},
    /*   3 : VPANDNQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f.w1 df /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(df) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPANDNQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+36274, 542, 5732},
    /*   4 : VPANDNQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f.w1 df /r       ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(df) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPANDNQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+36283, 543, 5733},
    /*   5 : VPANDNQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f.w1 df /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(df) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPANDNQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+36292, 543, 5733},
};

static const struct itemplate instrux_VPANDQ[6] = {
    /*   0 : VPANDQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f.w1 db /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(db) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPANDQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+36301, 542, 5734},
    /*   1 : VPANDQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f.w1 db /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(db) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPANDQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+36310, 542, 5734},
    /*   2 : VPANDQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f.w1 db /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(db) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPANDQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+36319, 542, 5735},
    /*   3 : VPANDQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f.w1 db /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(db) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPANDQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+36328, 542, 5735},
    /*   4 : VPANDQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f.w1 db /r       ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(db) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPANDQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+36337, 543, 5736},
    /*   5 : VPANDQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f.w1 db /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(db) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPANDQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+36346, 543, 5736},
};

static const struct itemplate instrux_VPBLENDMB[3] = {
    /*   0 : VPBLENDMB xmmreg|mask|z,xmmreg,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.w0 66 /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7d 08) 303 001(66) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBLENDMB, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36463, 548, 5743},
    /*   1 : VPBLENDMB ymmreg|mask|z,ymmreg,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.w0 66 /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7d 28) 303 001(66) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBLENDMB, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36472, 548, 5744},
    /*   2 : VPBLENDMB zmmreg|mask|z,zmmreg,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.w0 66 /r     ] AVX512BW,FUTURE */
        /* 241(f2 7d 48) 303 001(66) 120 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPBLENDMB, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36481, 549, 5745},
};

static const struct itemplate instrux_VPBLENDMD[3] = {
    /*   0 : VPBLENDMD xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 64 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(64) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPBLENDMD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+36490, 542, 5746},
    /*   1 : VPBLENDMD ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 64 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(64) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPBLENDMD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+36499, 542, 5747},
    /*   2 : VPBLENDMD zmmreg|mask|z,zmmreg,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f38.w0 64 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(64) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPBLENDMD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+36508, 543, 5748},
};

static const struct itemplate instrux_VPBLENDMQ[3] = {
    /*   0 : VPBLENDMQ xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 64 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(64) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPBLENDMQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+36517, 542, 5749},
    /*   1 : VPBLENDMQ ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 64 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(64) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPBLENDMQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+36526, 542, 5750},
    /*   2 : VPBLENDMQ zmmreg|mask|z,zmmreg,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 64 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(64) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPBLENDMQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+36535, 543, 5751},
};

static const struct itemplate instrux_VPBLENDMW[3] = {
    /*   0 : VPBLENDMW xmmreg|mask|z,xmmreg,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.w1 66 /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 fd 08) 303 001(66) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBLENDMW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36544, 548, 5752},
    /*   1 : VPBLENDMW ymmreg|mask|z,ymmreg,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.w1 66 /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 fd 28) 303 001(66) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPBLENDMW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36553, 548, 5753},
    /*   2 : VPBLENDMW zmmreg|mask|z,zmmreg,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.w1 66 /r     ] AVX512BW,FUTURE */
        /* 241(f2 fd 48) 303 001(66) 120 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPBLENDMW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+36562, 549, 5754},
};

static const struct itemplate instrux_VPBROADCASTMB2Q[3] = {
    /*   0 : VPBROADCASTMB2Q xmmreg,kreg [rm:       evex.128.f3.0f38.w1 2a /r         ] AVX512CD,AVX512VL,FUTURE */
        /* 250(f2 fe 08) 300 001(2a) 110 : EVEX,PROT,AVX512CD,AVX512VL,FUTURE */
        {I_VPBROADCASTMB2Q, 2, {XMMREG,OPMASKREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+36706, 556, 5779},
    /*   1 : VPBROADCASTMB2Q ymmreg,kreg [rm:       evex.256.f3.0f38.w1 2a /r         ] AVX512CD,AVX512VL,FUTURE */
        /* 250(f2 fe 28) 300 001(2a) 110 : EVEX,PROT,AVX512CD,AVX512VL,FUTURE */
        {I_VPBROADCASTMB2Q, 2, {YMMREG,OPMASKREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+36715, 556, 5780},
    /*   2 : VPBROADCASTMB2Q zmmreg,kreg [rm:       evex.512.f3.0f38.w1 2a /r         ] AVX512CD,FUTURE */
        /* 250(f2 fe 48) 300 001(2a) 110 : EVEX,PROT,AVX512CD,FUTURE */
        {I_VPBROADCASTMB2Q, 2, {ZMMREG,OPMASKREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+36724, 557, 5781},
};

static const struct itemplate instrux_VPBROADCASTMW2D[3] = {
    /*   0 : VPBROADCASTMW2D xmmreg,kreg [rm:       evex.128.f3.0f38.w0 3a /r         ] AVX512CD,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 300 001(3a) 110 : EVEX,PROT,AVX512CD,AVX512VL,FUTURE */
        {I_VPBROADCASTMW2D, 2, {XMMREG,OPMASKREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+36733, 556, 5782},
    /*   1 : VPBROADCASTMW2D ymmreg,kreg [rm:       evex.256.f3.0f38.w0 3a /r         ] AVX512CD,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 300 001(3a) 110 : EVEX,PROT,AVX512CD,AVX512VL,FUTURE */
        {I_VPBROADCASTMW2D, 2, {YMMREG,OPMASKREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+36742, 556, 5783},
    /*   2 : VPBROADCASTMW2D zmmreg,kreg [rm:       evex.512.f3.0f38.w0 3a /r         ] AVX512CD,FUTURE */
        /* 250(f2 7e 48) 300 001(3a) 110 : EVEX,PROT,AVX512CD,FUTURE */
        {I_VPBROADCASTMW2D, 2, {ZMMREG,OPMASKREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+36751, 557, 5784},
};

static const struct itemplate instrux_VPCMPEQUB[3] = {
    /*   0 : VPCMPEQUB kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w0 3e /r 00  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(3e) 120 001(00) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPEQUB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7658, 548, 5842},
    /*   1 : VPCMPEQUB kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w0 3e /r 00  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(3e) 120 001(00) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPEQUB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7669, 548, 5843},
    /*   2 : VPCMPEQUB kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w0 3e /r 00  ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(3e) 120 001(00) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPEQUB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7680, 549, 5844},
};

static const struct itemplate instrux_VPCMPEQUD[3] = {
    /*   0 : VPCMPEQUD kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.66.0f3a.w0 1e /r 00  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(1e) 120 001(00) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPEQUD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7691, 542, 5845},
    /*   1 : VPCMPEQUD kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.66.0f3a.w0 1e /r 00  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(1e) 120 001(00) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPEQUD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7702, 542, 5846},
    /*   2 : VPCMPEQUD kreg|mask,zmmreg,zmmrm512|b32 [rvmi:fv:  evex.nds.512.66.0f3a.w0 1e /r 00  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(1e) 120 001(00) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPEQUD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7713, 543, 5847},
};

static const struct itemplate instrux_VPCMPEQUQ[3] = {
    /*   0 : VPCMPEQUQ kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f3a.w1 1e /r 00  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(1e) 120 001(00) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPEQUQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7724, 542, 5848},
    /*   1 : VPCMPEQUQ kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f3a.w1 1e /r 00  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(1e) 120 001(00) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPEQUQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7735, 542, 5849},
    /*   2 : VPCMPEQUQ kreg|mask,zmmreg,zmmrm512|b64 [rvmi:fv:  evex.nds.512.66.0f3a.w1 1e /r 00  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(1e) 120 001(00) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPEQUQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7746, 543, 5850},
};

static const struct itemplate instrux_VPCMPEQUW[3] = {
    /*   0 : VPCMPEQUW kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w1 3e /r 00  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 08) 303 001(3e) 120 001(00) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPEQUW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7757, 548, 5851},
    /*   1 : VPCMPEQUW kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w1 3e /r 00  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 28) 303 001(3e) 120 001(00) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPEQUW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7768, 548, 5852},
    /*   2 : VPCMPEQUW kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w1 3e /r 00  ] AVX512BW,FUTURE */
        /* 241(f3 fd 48) 303 001(3e) 120 001(00) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPEQUW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7779, 549, 5853},
};

static const struct itemplate instrux_VPCMPGEB[3] = {
    /*   0 : VPCMPGEB kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w0 3f /r 05  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(3f) 120 001(05) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPGEB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7823, 548, 5857},
    /*   1 : VPCMPGEB kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w0 3f /r 05  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(3f) 120 001(05) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPGEB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7834, 548, 5858},
    /*   2 : VPCMPGEB kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w0 3f /r 05  ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(3f) 120 001(05) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPGEB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7845, 549, 5859},
};

static const struct itemplate instrux_VPCMPGED[3] = {
    /*   0 : VPCMPGED kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.66.0f3a.w0 1f /r 05  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(1f) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPGED, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7856, 542, 5860},
    /*   1 : VPCMPGED kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.66.0f3a.w0 1f /r 05  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(1f) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPGED, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7867, 542, 5861},
    /*   2 : VPCMPGED kreg|mask,zmmreg,zmmrm512|b32 [rvmi:fv:  evex.nds.512.66.0f3a.w0 1f /r 05  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(1f) 120 001(05) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPGED, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7878, 543, 5862},
};

static const struct itemplate instrux_VPCMPGEQ[3] = {
    /*   0 : VPCMPGEQ kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f3a.w1 1f /r 05  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(1f) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPGEQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7889, 542, 5863},
    /*   1 : VPCMPGEQ kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f3a.w1 1f /r 05  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(1f) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPGEQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7900, 542, 5864},
    /*   2 : VPCMPGEQ kreg|mask,zmmreg,zmmrm512|b64 [rvmi:fv:  evex.nds.512.66.0f3a.w1 1f /r 05  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(1f) 120 001(05) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPGEQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7911, 543, 5865},
};

static const struct itemplate instrux_VPCMPGEUB[3] = {
    /*   0 : VPCMPGEUB kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w0 3e /r 05  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(3e) 120 001(05) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPGEUB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7922, 548, 5866},
    /*   1 : VPCMPGEUB kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w0 3e /r 05  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(3e) 120 001(05) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPGEUB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7933, 548, 5867},
    /*   2 : VPCMPGEUB kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w0 3e /r 05  ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(3e) 120 001(05) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPGEUB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7944, 549, 5868},
};

static const struct itemplate instrux_VPCMPGEUD[3] = {
    /*   0 : VPCMPGEUD kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.66.0f3a.w0 1e /r 05  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(1e) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPGEUD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7955, 542, 5869},
    /*   1 : VPCMPGEUD kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.66.0f3a.w0 1e /r 05  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(1e) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPGEUD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7966, 542, 5870},
    /*   2 : VPCMPGEUD kreg|mask,zmmreg,zmmrm512|b32 [rvmi:fv:  evex.nds.512.66.0f3a.w0 1e /r 05  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(1e) 120 001(05) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPGEUD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7977, 543, 5871},
};

static const struct itemplate instrux_VPCMPGEUQ[3] = {
    /*   0 : VPCMPGEUQ kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f3a.w1 1e /r 05  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(1e) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPGEUQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7988, 542, 5872},
    /*   1 : VPCMPGEUQ kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f3a.w1 1e /r 05  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(1e) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPGEUQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7999, 542, 5873},
    /*   2 : VPCMPGEUQ kreg|mask,zmmreg,zmmrm512|b64 [rvmi:fv:  evex.nds.512.66.0f3a.w1 1e /r 05  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(1e) 120 001(05) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPGEUQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8010, 543, 5874},
};

static const struct itemplate instrux_VPCMPGEUW[3] = {
    /*   0 : VPCMPGEUW kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w1 3e /r 05  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 08) 303 001(3e) 120 001(05) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPGEUW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8021, 548, 5875},
    /*   1 : VPCMPGEUW kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w1 3e /r 05  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 28) 303 001(3e) 120 001(05) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPGEUW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8032, 548, 5876},
    /*   2 : VPCMPGEUW kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w1 3e /r 05  ] AVX512BW,FUTURE */
        /* 241(f3 fd 48) 303 001(3e) 120 001(05) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPGEUW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8043, 549, 5877},
};

static const struct itemplate instrux_VPCMPGEW[3] = {
    /*   0 : VPCMPGEW kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w1 3f /r 05  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 08) 303 001(3f) 120 001(05) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPGEW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8054, 548, 5878},
    /*   1 : VPCMPGEW kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w1 3f /r 05  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 28) 303 001(3f) 120 001(05) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPGEW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8065, 548, 5879},
    /*   2 : VPCMPGEW kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w1 3f /r 05  ] AVX512BW,FUTURE */
        /* 241(f3 fd 48) 303 001(3f) 120 001(05) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPGEW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8076, 549, 5880},
};

static const struct itemplate instrux_VPCMPGTUB[3] = {
    /*   0 : VPCMPGTUB kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w0 3e /r 06  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(3e) 120 001(06) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPGTUB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8186, 548, 5890},
    /*   1 : VPCMPGTUB kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w0 3e /r 06  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(3e) 120 001(06) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPGTUB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8197, 548, 5891},
    /*   2 : VPCMPGTUB kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w0 3e /r 06  ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(3e) 120 001(06) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPGTUB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8208, 549, 5892},
};

static const struct itemplate instrux_VPCMPGTUD[3] = {
    /*   0 : VPCMPGTUD kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.66.0f3a.w0 1e /r 06  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(1e) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPGTUD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8219, 542, 5893},
    /*   1 : VPCMPGTUD kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.66.0f3a.w0 1e /r 06  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(1e) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPGTUD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8230, 542, 5894},
    /*   2 : VPCMPGTUD kreg|mask,zmmreg,zmmrm512|b32 [rvmi:fv:  evex.nds.512.66.0f3a.w0 1e /r 06  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(1e) 120 001(06) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPGTUD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8241, 543, 5895},
};

static const struct itemplate instrux_VPCMPGTUQ[3] = {
    /*   0 : VPCMPGTUQ kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f3a.w1 1e /r 06  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(1e) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPGTUQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8252, 542, 5896},
    /*   1 : VPCMPGTUQ kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f3a.w1 1e /r 06  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(1e) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPGTUQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8263, 542, 5897},
    /*   2 : VPCMPGTUQ kreg|mask,zmmreg,zmmrm512|b64 [rvmi:fv:  evex.nds.512.66.0f3a.w1 1e /r 06  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(1e) 120 001(06) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPGTUQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8274, 543, 5898},
};

static const struct itemplate instrux_VPCMPGTUW[3] = {
    /*   0 : VPCMPGTUW kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w1 3e /r 06  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 08) 303 001(3e) 120 001(06) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPGTUW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8285, 548, 5899},
    /*   1 : VPCMPGTUW kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w1 3e /r 06  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 28) 303 001(3e) 120 001(06) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPGTUW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8296, 548, 5900},
    /*   2 : VPCMPGTUW kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w1 3e /r 06  ] AVX512BW,FUTURE */
        /* 241(f3 fd 48) 303 001(3e) 120 001(06) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPGTUW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8307, 549, 5901},
};

static const struct itemplate instrux_VPCMPLEB[3] = {
    /*   0 : VPCMPLEB kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w0 3f /r 02  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(3f) 120 001(02) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPLEB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8351, 548, 5905},
    /*   1 : VPCMPLEB kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w0 3f /r 02  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(3f) 120 001(02) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPLEB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8362, 548, 5906},
    /*   2 : VPCMPLEB kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w0 3f /r 02  ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(3f) 120 001(02) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPLEB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8373, 549, 5907},
};

static const struct itemplate instrux_VPCMPLED[3] = {
    /*   0 : VPCMPLED kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.66.0f3a.w0 1f /r 02  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(1f) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPLED, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8384, 542, 5908},
    /*   1 : VPCMPLED kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.66.0f3a.w0 1f /r 02  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(1f) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPLED, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8395, 542, 5909},
    /*   2 : VPCMPLED kreg|mask,zmmreg,zmmrm512|b32 [rvmi:fv:  evex.nds.512.66.0f3a.w0 1f /r 02  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(1f) 120 001(02) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPLED, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8406, 543, 5910},
};

static const struct itemplate instrux_VPCMPLEQ[3] = {
    /*   0 : VPCMPLEQ kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f3a.w1 1f /r 02  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(1f) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPLEQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8417, 542, 5911},
    /*   1 : VPCMPLEQ kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f3a.w1 1f /r 02  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(1f) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPLEQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8428, 542, 5912},
    /*   2 : VPCMPLEQ kreg|mask,zmmreg,zmmrm512|b64 [rvmi:fv:  evex.nds.512.66.0f3a.w1 1f /r 02  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(1f) 120 001(02) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPLEQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8439, 543, 5913},
};

static const struct itemplate instrux_VPCMPLEUB[3] = {
    /*   0 : VPCMPLEUB kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w0 3e /r 02  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(3e) 120 001(02) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPLEUB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8450, 548, 5914},
    /*   1 : VPCMPLEUB kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w0 3e /r 02  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(3e) 120 001(02) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPLEUB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8461, 548, 5915},
    /*   2 : VPCMPLEUB kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w0 3e /r 02  ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(3e) 120 001(02) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPLEUB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8472, 549, 5916},
};

static const struct itemplate instrux_VPCMPLEUD[3] = {
    /*   0 : VPCMPLEUD kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.66.0f3a.w0 1e /r 02  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(1e) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPLEUD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8483, 542, 5917},
    /*   1 : VPCMPLEUD kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.66.0f3a.w0 1e /r 02  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(1e) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPLEUD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8494, 542, 5918},
    /*   2 : VPCMPLEUD kreg|mask,zmmreg,zmmrm512|b32 [rvmi:fv:  evex.nds.512.66.0f3a.w0 1e /r 02  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(1e) 120 001(02) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPLEUD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8505, 543, 5919},
};

static const struct itemplate instrux_VPCMPLEUQ[3] = {
    /*   0 : VPCMPLEUQ kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f3a.w1 1e /r 02  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(1e) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPLEUQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8516, 542, 5920},
    /*   1 : VPCMPLEUQ kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f3a.w1 1e /r 02  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(1e) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPLEUQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8527, 542, 5921},
    /*   2 : VPCMPLEUQ kreg|mask,zmmreg,zmmrm512|b64 [rvmi:fv:  evex.nds.512.66.0f3a.w1 1e /r 02  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(1e) 120 001(02) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPLEUQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8538, 543, 5922},
};

static const struct itemplate instrux_VPCMPLEUW[3] = {
    /*   0 : VPCMPLEUW kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w1 3e /r 02  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 08) 303 001(3e) 120 001(02) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPLEUW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8549, 548, 5923},
    /*   1 : VPCMPLEUW kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w1 3e /r 02  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 28) 303 001(3e) 120 001(02) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPLEUW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8560, 548, 5924},
    /*   2 : VPCMPLEUW kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w1 3e /r 02  ] AVX512BW,FUTURE */
        /* 241(f3 fd 48) 303 001(3e) 120 001(02) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPLEUW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8571, 549, 5925},
};

static const struct itemplate instrux_VPCMPLEW[3] = {
    /*   0 : VPCMPLEW kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w1 3f /r 02  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 08) 303 001(3f) 120 001(02) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPLEW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8582, 548, 5926},
    /*   1 : VPCMPLEW kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w1 3f /r 02  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 28) 303 001(3f) 120 001(02) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPLEW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8593, 548, 5927},
    /*   2 : VPCMPLEW kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w1 3f /r 02  ] AVX512BW,FUTURE */
        /* 241(f3 fd 48) 303 001(3f) 120 001(02) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPLEW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8604, 549, 5928},
};

static const struct itemplate instrux_VPCMPLTB[3] = {
    /*   0 : VPCMPLTB kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w0 3f /r 01  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(3f) 120 001(01) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPLTB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8615, 548, 5929},
    /*   1 : VPCMPLTB kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w0 3f /r 01  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(3f) 120 001(01) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPLTB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8626, 548, 5930},
    /*   2 : VPCMPLTB kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w0 3f /r 01  ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(3f) 120 001(01) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPLTB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8637, 549, 5931},
};

static const struct itemplate instrux_VPCMPLTD[3] = {
    /*   0 : VPCMPLTD kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.66.0f3a.w0 1f /r 01  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(1f) 120 001(01) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPLTD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8648, 542, 5932},
    /*   1 : VPCMPLTD kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.66.0f3a.w0 1f /r 01  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(1f) 120 001(01) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPLTD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8659, 542, 5933},
    /*   2 : VPCMPLTD kreg|mask,zmmreg,zmmrm512|b32 [rvmi:fv:  evex.nds.512.66.0f3a.w0 1f /r 01  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(1f) 120 001(01) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPLTD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8670, 543, 5934},
};

static const struct itemplate instrux_VPCMPLTQ[3] = {
    /*   0 : VPCMPLTQ kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f3a.w1 1f /r 01  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(1f) 120 001(01) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPLTQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8681, 542, 5935},
    /*   1 : VPCMPLTQ kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f3a.w1 1f /r 01  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(1f) 120 001(01) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPLTQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8692, 542, 5936},
    /*   2 : VPCMPLTQ kreg|mask,zmmreg,zmmrm512|b64 [rvmi:fv:  evex.nds.512.66.0f3a.w1 1f /r 01  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(1f) 120 001(01) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPLTQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8703, 543, 5937},
};

static const struct itemplate instrux_VPCMPLTUB[3] = {
    /*   0 : VPCMPLTUB kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w0 3e /r 01  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(3e) 120 001(01) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPLTUB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8714, 548, 5938},
    /*   1 : VPCMPLTUB kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w0 3e /r 01  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(3e) 120 001(01) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPLTUB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8725, 548, 5939},
    /*   2 : VPCMPLTUB kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w0 3e /r 01  ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(3e) 120 001(01) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPLTUB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8736, 549, 5940},
};

static const struct itemplate instrux_VPCMPLTUD[3] = {
    /*   0 : VPCMPLTUD kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.66.0f3a.w0 1e /r 01  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(1e) 120 001(01) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPLTUD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8747, 542, 5941},
    /*   1 : VPCMPLTUD kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.66.0f3a.w0 1e /r 01  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(1e) 120 001(01) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPLTUD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8758, 542, 5942},
    /*   2 : VPCMPLTUD kreg|mask,zmmreg,zmmrm512|b32 [rvmi:fv:  evex.nds.512.66.0f3a.w0 1e /r 01  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(1e) 120 001(01) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPLTUD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8769, 543, 5943},
};

static const struct itemplate instrux_VPCMPLTUQ[3] = {
    /*   0 : VPCMPLTUQ kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f3a.w1 1e /r 01  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(1e) 120 001(01) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPLTUQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8780, 542, 5944},
    /*   1 : VPCMPLTUQ kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f3a.w1 1e /r 01  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(1e) 120 001(01) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPLTUQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8791, 542, 5945},
    /*   2 : VPCMPLTUQ kreg|mask,zmmreg,zmmrm512|b64 [rvmi:fv:  evex.nds.512.66.0f3a.w1 1e /r 01  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(1e) 120 001(01) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPLTUQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8802, 543, 5946},
};

static const struct itemplate instrux_VPCMPLTUW[3] = {
    /*   0 : VPCMPLTUW kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w1 3e /r 01  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 08) 303 001(3e) 120 001(01) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPLTUW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8813, 548, 5947},
    /*   1 : VPCMPLTUW kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w1 3e /r 01  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 28) 303 001(3e) 120 001(01) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPLTUW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8824, 548, 5948},
    /*   2 : VPCMPLTUW kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w1 3e /r 01  ] AVX512BW,FUTURE */
        /* 241(f3 fd 48) 303 001(3e) 120 001(01) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPLTUW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8835, 549, 5949},
};

static const struct itemplate instrux_VPCMPLTW[3] = {
    /*   0 : VPCMPLTW kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w1 3f /r 01  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 08) 303 001(3f) 120 001(01) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPLTW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8846, 548, 5950},
    /*   1 : VPCMPLTW kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w1 3f /r 01  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 28) 303 001(3f) 120 001(01) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPLTW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8857, 548, 5951},
    /*   2 : VPCMPLTW kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w1 3f /r 01  ] AVX512BW,FUTURE */
        /* 241(f3 fd 48) 303 001(3f) 120 001(01) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPLTW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8868, 549, 5952},
};

static const struct itemplate instrux_VPCMPNEQB[3] = {
    /*   0 : VPCMPNEQB kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w0 3f /r 04  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(3f) 120 001(04) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNEQB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8879, 548, 5953},
    /*   1 : VPCMPNEQB kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w0 3f /r 04  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(3f) 120 001(04) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNEQB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8890, 548, 5954},
    /*   2 : VPCMPNEQB kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w0 3f /r 04  ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(3f) 120 001(04) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPNEQB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8901, 549, 5955},
};

static const struct itemplate instrux_VPCMPNEQD[3] = {
    /*   0 : VPCMPNEQD kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.66.0f3a.w0 1f /r 04  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(1f) 120 001(04) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNEQD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8912, 542, 5956},
    /*   1 : VPCMPNEQD kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.66.0f3a.w0 1f /r 04  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(1f) 120 001(04) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNEQD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8923, 542, 5957},
    /*   2 : VPCMPNEQD kreg|mask,zmmreg,zmmrm512|b32 [rvmi:fv:  evex.nds.512.66.0f3a.w0 1f /r 04  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(1f) 120 001(04) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPNEQD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8934, 543, 5958},
};

static const struct itemplate instrux_VPCMPNEQQ[3] = {
    /*   0 : VPCMPNEQQ kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f3a.w1 1f /r 04  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(1f) 120 001(04) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNEQQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8945, 542, 5959},
    /*   1 : VPCMPNEQQ kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f3a.w1 1f /r 04  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(1f) 120 001(04) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNEQQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8956, 542, 5960},
    /*   2 : VPCMPNEQQ kreg|mask,zmmreg,zmmrm512|b64 [rvmi:fv:  evex.nds.512.66.0f3a.w1 1f /r 04  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(1f) 120 001(04) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPNEQQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8967, 543, 5961},
};

static const struct itemplate instrux_VPCMPNEQUB[3] = {
    /*   0 : VPCMPNEQUB kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w0 3e /r 04  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(3e) 120 001(04) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNEQUB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8978, 548, 5962},
    /*   1 : VPCMPNEQUB kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w0 3e /r 04  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(3e) 120 001(04) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNEQUB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8989, 548, 5963},
    /*   2 : VPCMPNEQUB kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w0 3e /r 04  ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(3e) 120 001(04) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPNEQUB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+9000, 549, 5964},
};

static const struct itemplate instrux_VPCMPNEQUD[3] = {
    /*   0 : VPCMPNEQUD kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.66.0f3a.w0 1e /r 04  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(1e) 120 001(04) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNEQUD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+9011, 542, 5965},
    /*   1 : VPCMPNEQUD kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.66.0f3a.w0 1e /r 04  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(1e) 120 001(04) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNEQUD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+9022, 542, 5966},
    /*   2 : VPCMPNEQUD kreg|mask,zmmreg,zmmrm512|b32 [rvmi:fv:  evex.nds.512.66.0f3a.w0 1e /r 04  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(1e) 120 001(04) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPNEQUD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+9033, 543, 5967},
};

static const struct itemplate instrux_VPCMPNEQUQ[3] = {
    /*   0 : VPCMPNEQUQ kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f3a.w1 1e /r 04  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(1e) 120 001(04) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNEQUQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+9044, 542, 5968},
    /*   1 : VPCMPNEQUQ kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f3a.w1 1e /r 04  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(1e) 120 001(04) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNEQUQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+9055, 542, 5969},
    /*   2 : VPCMPNEQUQ kreg|mask,zmmreg,zmmrm512|b64 [rvmi:fv:  evex.nds.512.66.0f3a.w1 1e /r 04  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(1e) 120 001(04) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPNEQUQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+9066, 543, 5970},
};

static const struct itemplate instrux_VPCMPNEQUW[3] = {
    /*   0 : VPCMPNEQUW kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w1 3e /r 04  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 08) 303 001(3e) 120 001(04) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNEQUW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+9077, 548, 5971},
    /*   1 : VPCMPNEQUW kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w1 3e /r 04  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 28) 303 001(3e) 120 001(04) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNEQUW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+9088, 548, 5972},
    /*   2 : VPCMPNEQUW kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w1 3e /r 04  ] AVX512BW,FUTURE */
        /* 241(f3 fd 48) 303 001(3e) 120 001(04) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPNEQUW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+9099, 549, 5973},
};

static const struct itemplate instrux_VPCMPNEQW[3] = {
    /*   0 : VPCMPNEQW kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w1 3f /r 04  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 08) 303 001(3f) 120 001(04) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNEQW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+9110, 548, 5974},
    /*   1 : VPCMPNEQW kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w1 3f /r 04  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 28) 303 001(3f) 120 001(04) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNEQW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+9121, 548, 5975},
    /*   2 : VPCMPNEQW kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w1 3f /r 04  ] AVX512BW,FUTURE */
        /* 241(f3 fd 48) 303 001(3f) 120 001(04) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPNEQW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+9132, 549, 5976},
};

static const struct itemplate instrux_VPCMPNGTB[3] = {
    /*   0 : VPCMPNGTB kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w0 3f /r 02  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(3f) 120 001(02) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNGTB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8351, 548, 5977},
    /*   1 : VPCMPNGTB kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w0 3f /r 02  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(3f) 120 001(02) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNGTB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8362, 548, 5978},
    /*   2 : VPCMPNGTB kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w0 3f /r 02  ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(3f) 120 001(02) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPNGTB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8373, 549, 5979},
};

static const struct itemplate instrux_VPCMPNGTD[3] = {
    /*   0 : VPCMPNGTD kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.66.0f3a.w0 1f /r 02  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(1f) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNGTD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8384, 542, 5980},
    /*   1 : VPCMPNGTD kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.66.0f3a.w0 1f /r 02  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(1f) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNGTD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8395, 542, 5981},
    /*   2 : VPCMPNGTD kreg|mask,zmmreg,zmmrm512|b32 [rvmi:fv:  evex.nds.512.66.0f3a.w0 1f /r 02  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(1f) 120 001(02) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPNGTD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8406, 543, 5982},
};

static const struct itemplate instrux_VPCMPNGTQ[3] = {
    /*   0 : VPCMPNGTQ kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f3a.w1 1f /r 02  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(1f) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNGTQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8417, 542, 5983},
    /*   1 : VPCMPNGTQ kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f3a.w1 1f /r 02  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(1f) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNGTQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8428, 542, 5984},
    /*   2 : VPCMPNGTQ kreg|mask,zmmreg,zmmrm512|b64 [rvmi:fv:  evex.nds.512.66.0f3a.w1 1f /r 02  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(1f) 120 001(02) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPNGTQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8439, 543, 5985},
};

static const struct itemplate instrux_VPCMPNGTUB[3] = {
    /*   0 : VPCMPNGTUB kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w0 3e /r 02  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(3e) 120 001(02) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNGTUB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8450, 548, 5986},
    /*   1 : VPCMPNGTUB kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w0 3e /r 02  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(3e) 120 001(02) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNGTUB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8461, 548, 5987},
    /*   2 : VPCMPNGTUB kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w0 3e /r 02  ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(3e) 120 001(02) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPNGTUB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8472, 549, 5988},
};

static const struct itemplate instrux_VPCMPNGTUD[3] = {
    /*   0 : VPCMPNGTUD kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.66.0f3a.w0 1e /r 02  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(1e) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNGTUD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8483, 542, 5989},
    /*   1 : VPCMPNGTUD kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.66.0f3a.w0 1e /r 02  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(1e) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNGTUD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8494, 542, 5990},
    /*   2 : VPCMPNGTUD kreg|mask,zmmreg,zmmrm512|b32 [rvmi:fv:  evex.nds.512.66.0f3a.w0 1e /r 02  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(1e) 120 001(02) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPNGTUD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8505, 543, 5991},
};

static const struct itemplate instrux_VPCMPNGTUQ[3] = {
    /*   0 : VPCMPNGTUQ kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f3a.w1 1e /r 02  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(1e) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNGTUQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8516, 542, 5992},
    /*   1 : VPCMPNGTUQ kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f3a.w1 1e /r 02  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(1e) 120 001(02) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNGTUQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8527, 542, 5993},
    /*   2 : VPCMPNGTUQ kreg|mask,zmmreg,zmmrm512|b64 [rvmi:fv:  evex.nds.512.66.0f3a.w1 1e /r 02  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(1e) 120 001(02) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPNGTUQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8538, 543, 5994},
};

static const struct itemplate instrux_VPCMPNGTUW[3] = {
    /*   0 : VPCMPNGTUW kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w1 3e /r 02  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 08) 303 001(3e) 120 001(02) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNGTUW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8549, 548, 5995},
    /*   1 : VPCMPNGTUW kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w1 3e /r 02  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 28) 303 001(3e) 120 001(02) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNGTUW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8560, 548, 5996},
    /*   2 : VPCMPNGTUW kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w1 3e /r 02  ] AVX512BW,FUTURE */
        /* 241(f3 fd 48) 303 001(3e) 120 001(02) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPNGTUW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8571, 549, 5997},
};

static const struct itemplate instrux_VPCMPNGTW[3] = {
    /*   0 : VPCMPNGTW kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w1 3f /r 02  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 08) 303 001(3f) 120 001(02) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNGTW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8582, 548, 5998},
    /*   1 : VPCMPNGTW kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w1 3f /r 02  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 28) 303 001(3f) 120 001(02) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNGTW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8593, 548, 5999},
    /*   2 : VPCMPNGTW kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w1 3f /r 02  ] AVX512BW,FUTURE */
        /* 241(f3 fd 48) 303 001(3f) 120 001(02) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPNGTW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8604, 549, 6000},
};

static const struct itemplate instrux_VPCMPNLEB[3] = {
    /*   0 : VPCMPNLEB kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w0 3f /r 06  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(3f) 120 001(06) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNLEB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8087, 548, 6001},
    /*   1 : VPCMPNLEB kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w0 3f /r 06  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(3f) 120 001(06) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNLEB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8098, 548, 6002},
    /*   2 : VPCMPNLEB kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w0 3f /r 06  ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(3f) 120 001(06) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPNLEB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8109, 549, 6003},
};

static const struct itemplate instrux_VPCMPNLED[3] = {
    /*   0 : VPCMPNLED kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.66.0f3a.w0 1f /r 06  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(1f) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNLED, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8120, 542, 6004},
    /*   1 : VPCMPNLED kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.66.0f3a.w0 1f /r 06  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(1f) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNLED, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8131, 542, 6005},
    /*   2 : VPCMPNLED kreg|mask,zmmreg,zmmrm512|b32 [rvmi:fv:  evex.nds.512.66.0f3a.w0 1f /r 06  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(1f) 120 001(06) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPNLED, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8142, 543, 6006},
};

static const struct itemplate instrux_VPCMPNLEQ[3] = {
    /*   0 : VPCMPNLEQ kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f3a.w1 1f /r 06  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(1f) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNLEQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8153, 542, 6007},
    /*   1 : VPCMPNLEQ kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f3a.w1 1f /r 06  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(1f) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNLEQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8164, 542, 6008},
    /*   2 : VPCMPNLEQ kreg|mask,zmmreg,zmmrm512|b64 [rvmi:fv:  evex.nds.512.66.0f3a.w1 1f /r 06  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(1f) 120 001(06) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPNLEQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8175, 543, 6009},
};

static const struct itemplate instrux_VPCMPNLEUB[3] = {
    /*   0 : VPCMPNLEUB kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w0 3e /r 06  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(3e) 120 001(06) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNLEUB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8186, 548, 6010},
    /*   1 : VPCMPNLEUB kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w0 3e /r 06  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(3e) 120 001(06) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNLEUB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8197, 548, 6011},
    /*   2 : VPCMPNLEUB kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w0 3e /r 06  ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(3e) 120 001(06) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPNLEUB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8208, 549, 6012},
};

static const struct itemplate instrux_VPCMPNLEUD[3] = {
    /*   0 : VPCMPNLEUD kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.66.0f3a.w0 1e /r 06  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(1e) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNLEUD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8219, 542, 6013},
    /*   1 : VPCMPNLEUD kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.66.0f3a.w0 1e /r 06  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(1e) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNLEUD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8230, 542, 6014},
    /*   2 : VPCMPNLEUD kreg|mask,zmmreg,zmmrm512|b32 [rvmi:fv:  evex.nds.512.66.0f3a.w0 1e /r 06  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(1e) 120 001(06) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPNLEUD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+8241, 543, 6015},
};

static const struct itemplate instrux_VPCMPNLEUQ[3] = {
    /*   0 : VPCMPNLEUQ kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f3a.w1 1e /r 06  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(1e) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNLEUQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8252, 542, 6016},
    /*   1 : VPCMPNLEUQ kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f3a.w1 1e /r 06  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(1e) 120 001(06) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNLEUQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8263, 542, 6017},
    /*   2 : VPCMPNLEUQ kreg|mask,zmmreg,zmmrm512|b64 [rvmi:fv:  evex.nds.512.66.0f3a.w1 1e /r 06  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(1e) 120 001(06) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPNLEUQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8274, 543, 6018},
};

static const struct itemplate instrux_VPCMPNLEUW[3] = {
    /*   0 : VPCMPNLEUW kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w1 3e /r 06  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 08) 303 001(3e) 120 001(06) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNLEUW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8285, 548, 6019},
    /*   1 : VPCMPNLEUW kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w1 3e /r 06  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 28) 303 001(3e) 120 001(06) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNLEUW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8296, 548, 6020},
    /*   2 : VPCMPNLEUW kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w1 3e /r 06  ] AVX512BW,FUTURE */
        /* 241(f3 fd 48) 303 001(3e) 120 001(06) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPNLEUW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8307, 549, 6021},
};

static const struct itemplate instrux_VPCMPNLEW[3] = {
    /*   0 : VPCMPNLEW kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w1 3f /r 06  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 08) 303 001(3f) 120 001(06) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNLEW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8318, 548, 6022},
    /*   1 : VPCMPNLEW kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w1 3f /r 06  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 28) 303 001(3f) 120 001(06) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNLEW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8329, 548, 6023},
    /*   2 : VPCMPNLEW kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w1 3f /r 06  ] AVX512BW,FUTURE */
        /* 241(f3 fd 48) 303 001(3f) 120 001(06) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPNLEW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8340, 549, 6024},
};

static const struct itemplate instrux_VPCMPNLTB[3] = {
    /*   0 : VPCMPNLTB kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w0 3f /r 05  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(3f) 120 001(05) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNLTB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7823, 548, 6025},
    /*   1 : VPCMPNLTB kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w0 3f /r 05  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(3f) 120 001(05) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNLTB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7834, 548, 6026},
    /*   2 : VPCMPNLTB kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w0 3f /r 05  ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(3f) 120 001(05) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPNLTB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7845, 549, 6027},
};

static const struct itemplate instrux_VPCMPNLTD[3] = {
    /*   0 : VPCMPNLTD kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.66.0f3a.w0 1f /r 05  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(1f) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNLTD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7856, 542, 6028},
    /*   1 : VPCMPNLTD kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.66.0f3a.w0 1f /r 05  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(1f) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNLTD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7867, 542, 6029},
    /*   2 : VPCMPNLTD kreg|mask,zmmreg,zmmrm512|b32 [rvmi:fv:  evex.nds.512.66.0f3a.w0 1f /r 05  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(1f) 120 001(05) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPNLTD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7878, 543, 6030},
};

static const struct itemplate instrux_VPCMPNLTQ[3] = {
    /*   0 : VPCMPNLTQ kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f3a.w1 1f /r 05  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(1f) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNLTQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7889, 542, 6031},
    /*   1 : VPCMPNLTQ kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f3a.w1 1f /r 05  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(1f) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNLTQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7900, 542, 6032},
    /*   2 : VPCMPNLTQ kreg|mask,zmmreg,zmmrm512|b64 [rvmi:fv:  evex.nds.512.66.0f3a.w1 1f /r 05  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(1f) 120 001(05) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPNLTQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7911, 543, 6033},
};

static const struct itemplate instrux_VPCMPNLTUB[3] = {
    /*   0 : VPCMPNLTUB kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w0 3e /r 05  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(3e) 120 001(05) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNLTUB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7922, 548, 6034},
    /*   1 : VPCMPNLTUB kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w0 3e /r 05  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(3e) 120 001(05) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNLTUB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7933, 548, 6035},
    /*   2 : VPCMPNLTUB kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w0 3e /r 05  ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(3e) 120 001(05) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPNLTUB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+7944, 549, 6036},
};

static const struct itemplate instrux_VPCMPNLTUD[3] = {
    /*   0 : VPCMPNLTUD kreg|mask,xmmreg,xmmrm128|b32 [rvmi:fv:  evex.nds.128.66.0f3a.w0 1e /r 05  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(1e) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNLTUD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7955, 542, 6037},
    /*   1 : VPCMPNLTUD kreg|mask,ymmreg,ymmrm256|b32 [rvmi:fv:  evex.nds.256.66.0f3a.w0 1e /r 05  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(1e) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNLTUD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7966, 542, 6038},
    /*   2 : VPCMPNLTUD kreg|mask,zmmreg,zmmrm512|b32 [rvmi:fv:  evex.nds.512.66.0f3a.w0 1e /r 05  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(1e) 120 001(05) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPNLTUD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+7977, 543, 6039},
};

static const struct itemplate instrux_VPCMPNLTUQ[3] = {
    /*   0 : VPCMPNLTUQ kreg|mask,xmmreg,xmmrm128|b64 [rvmi:fv:  evex.nds.128.66.0f3a.w1 1e /r 05  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(1e) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNLTUQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7988, 542, 6040},
    /*   1 : VPCMPNLTUQ kreg|mask,ymmreg,ymmrm256|b64 [rvmi:fv:  evex.nds.256.66.0f3a.w1 1e /r 05  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(1e) 120 001(05) : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPNLTUQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+7999, 542, 6041},
    /*   2 : VPCMPNLTUQ kreg|mask,zmmreg,zmmrm512|b64 [rvmi:fv:  evex.nds.512.66.0f3a.w1 1e /r 05  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(1e) 120 001(05) : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPNLTUQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+8010, 543, 6042},
};

static const struct itemplate instrux_VPCMPNLTUW[3] = {
    /*   0 : VPCMPNLTUW kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w1 3e /r 05  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 08) 303 001(3e) 120 001(05) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNLTUW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8021, 548, 6043},
    /*   1 : VPCMPNLTUW kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w1 3e /r 05  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 28) 303 001(3e) 120 001(05) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNLTUW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8032, 548, 6044},
    /*   2 : VPCMPNLTUW kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w1 3e /r 05  ] AVX512BW,FUTURE */
        /* 241(f3 fd 48) 303 001(3e) 120 001(05) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPNLTUW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8043, 549, 6045},
};

static const struct itemplate instrux_VPCMPNLTW[3] = {
    /*   0 : VPCMPNLTW kreg|mask,xmmreg,xmmrm128 [rvmi:fvm: evex.nds.128.66.0f3a.w1 3f /r 05  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 08) 303 001(3f) 120 001(05) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNLTW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8054, 548, 6046},
    /*   1 : VPCMPNLTW kreg|mask,ymmreg,ymmrm256 [rvmi:fvm: evex.nds.256.66.0f3a.w1 3f /r 05  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 28) 303 001(3f) 120 001(05) : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPNLTW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8065, 548, 6047},
    /*   2 : VPCMPNLTW kreg|mask,zmmreg,zmmrm512 [rvmi:fvm: evex.nds.512.66.0f3a.w1 3f /r 05  ] AVX512BW,FUTURE */
        /* 241(f3 fd 48) 303 001(3f) 120 001(05) : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPNLTW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+8076, 549, 6048},
};

static const struct itemplate instrux_VPCMPB[3] = {
    /*   0 : VPCMPB kreg|mask,xmmreg,xmmrm128,imm8 [rvmi:fvm: evex.nds.128.66.0f3a.w0 3f /r ib  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(3f) 120 023 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPB, 4, {OPMASKREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK,0,0,0,0}, nasm_bytecodes+19513, 548, 6049},
    /*   1 : VPCMPB kreg|mask,ymmreg,ymmrm256,imm8 [rvmi:fvm: evex.nds.256.66.0f3a.w0 3f /r ib  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(3f) 120 023 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPB, 4, {OPMASKREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK,0,0,0,0}, nasm_bytecodes+19523, 548, 6050},
    /*   2 : VPCMPB kreg|mask,zmmreg,zmmrm512,imm8 [rvmi:fvm: evex.nds.512.66.0f3a.w0 3f /r ib  ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(3f) 120 023 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPB, 4, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK,0,0,0,0}, nasm_bytecodes+19533, 549, 6051},
};

static const struct itemplate instrux_VPCMPD[3] = {
    /*   0 : VPCMPD kreg|mask,xmmreg,xmmrm128|b32,imm8 [rvmi:fv:  evex.nds.128.66.0f3a.w0 1f /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(1f) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPD, 4, {OPMASKREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK,0,B32,0,0}, nasm_bytecodes+19543, 542, 6052},
    /*   1 : VPCMPD kreg|mask,ymmreg,ymmrm256|b32,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w0 1f /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(1f) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPD, 4, {OPMASKREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK,0,B32,0,0}, nasm_bytecodes+19553, 542, 6053},
    /*   2 : VPCMPD kreg|mask,zmmreg,zmmrm512|b32,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w0 1f /r ib  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(1f) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPD, 4, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK,0,B32,0,0}, nasm_bytecodes+19563, 543, 6054},
};

static const struct itemplate instrux_VPCMPQ[3] = {
    /*   0 : VPCMPQ kreg|mask,xmmreg,xmmrm128|b64,imm8 [rvmi:fv:  evex.nds.128.66.0f3a.w1 1f /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(1f) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPQ, 4, {OPMASKREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK,0,B64,0,0}, nasm_bytecodes+19573, 542, 6055},
    /*   1 : VPCMPQ kreg|mask,ymmreg,ymmrm256|b64,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w1 1f /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(1f) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPQ, 4, {OPMASKREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK,0,B64,0,0}, nasm_bytecodes+19583, 542, 6056},
    /*   2 : VPCMPQ kreg|mask,zmmreg,zmmrm512|b64,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w1 1f /r ib  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(1f) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPQ, 4, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK,0,B64,0,0}, nasm_bytecodes+19593, 543, 6057},
};

static const struct itemplate instrux_VPCMPUB[3] = {
    /*   0 : VPCMPUB kreg|mask,xmmreg,xmmrm128,imm8 [rvmi:fvm: evex.nds.128.66.0f3a.w0 3e /r ib  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 08) 303 001(3e) 120 023 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPUB, 4, {OPMASKREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK,0,0,0,0}, nasm_bytecodes+19603, 548, 6058},
    /*   1 : VPCMPUB kreg|mask,ymmreg,ymmrm256,imm8 [rvmi:fvm: evex.nds.256.66.0f3a.w0 3e /r ib  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 7d 28) 303 001(3e) 120 023 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPUB, 4, {OPMASKREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK,0,0,0,0}, nasm_bytecodes+19613, 548, 6059},
    /*   2 : VPCMPUB kreg|mask,zmmreg,zmmrm512,imm8 [rvmi:fvm: evex.nds.512.66.0f3a.w0 3e /r ib  ] AVX512BW,FUTURE */
        /* 241(f3 7d 48) 303 001(3e) 120 023 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPUB, 4, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK,0,0,0,0}, nasm_bytecodes+19623, 549, 6060},
};

static const struct itemplate instrux_VPCMPUD[3] = {
    /*   0 : VPCMPUD kreg|mask,xmmreg,xmmrm128|b32,imm8 [rvmi:fv:  evex.nds.128.66.0f3a.w0 1e /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(1e) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPUD, 4, {OPMASKREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK,0,B32,0,0}, nasm_bytecodes+19633, 542, 6061},
    /*   1 : VPCMPUD kreg|mask,ymmreg,ymmrm256|b32,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w0 1e /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(1e) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPUD, 4, {OPMASKREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK,0,B32,0,0}, nasm_bytecodes+19643, 542, 6062},
    /*   2 : VPCMPUD kreg|mask,zmmreg,zmmrm512|b32,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w0 1e /r ib  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(1e) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPUD, 4, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK,0,B32,0,0}, nasm_bytecodes+19653, 543, 6063},
};

static const struct itemplate instrux_VPCMPUQ[3] = {
    /*   0 : VPCMPUQ kreg|mask,xmmreg,xmmrm128|b64,imm8 [rvmi:fv:  evex.nds.128.66.0f3a.w1 1e /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(1e) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPUQ, 4, {OPMASKREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK,0,B64,0,0}, nasm_bytecodes+19663, 542, 6064},
    /*   1 : VPCMPUQ kreg|mask,ymmreg,ymmrm256|b64,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w1 1e /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(1e) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCMPUQ, 4, {OPMASKREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK,0,B64,0,0}, nasm_bytecodes+19673, 542, 6065},
    /*   2 : VPCMPUQ kreg|mask,zmmreg,zmmrm512|b64,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w1 1e /r ib  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(1e) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VPCMPUQ, 4, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK,0,B64,0,0}, nasm_bytecodes+19683, 543, 6066},
};

static const struct itemplate instrux_VPCMPUW[3] = {
    /*   0 : VPCMPUW kreg|mask,xmmreg,xmmrm128,imm8 [rvmi:fvm: evex.nds.128.66.0f3a.w1 3e /r ib  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 08) 303 001(3e) 120 023 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPUW, 4, {OPMASKREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK,0,0,0,0}, nasm_bytecodes+19693, 548, 6067},
    /*   1 : VPCMPUW kreg|mask,ymmreg,ymmrm256,imm8 [rvmi:fvm: evex.nds.256.66.0f3a.w1 3e /r ib  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 28) 303 001(3e) 120 023 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPUW, 4, {OPMASKREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK,0,0,0,0}, nasm_bytecodes+19703, 548, 6068},
    /*   2 : VPCMPUW kreg|mask,zmmreg,zmmrm512,imm8 [rvmi:fvm: evex.nds.512.66.0f3a.w1 3e /r ib  ] AVX512BW,FUTURE */
        /* 241(f3 fd 48) 303 001(3e) 120 023 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPUW, 4, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK,0,0,0,0}, nasm_bytecodes+19713, 549, 6069},
};

static const struct itemplate instrux_VPCMPW[3] = {
    /*   0 : VPCMPW kreg|mask,xmmreg,xmmrm128,imm8 [rvmi:fvm: evex.nds.128.66.0f3a.w1 3f /r ib  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 08) 303 001(3f) 120 023 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPW, 4, {OPMASKREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK,0,0,0,0}, nasm_bytecodes+19723, 548, 6070},
    /*   1 : VPCMPW kreg|mask,ymmreg,ymmrm256,imm8 [rvmi:fvm: evex.nds.256.66.0f3a.w1 3f /r ib  ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f3 fd 28) 303 001(3f) 120 023 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPCMPW, 4, {OPMASKREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK,0,0,0,0}, nasm_bytecodes+19733, 548, 6071},
    /*   2 : VPCMPW kreg|mask,zmmreg,zmmrm512,imm8 [rvmi:fvm: evex.nds.512.66.0f3a.w1 3f /r ib  ] AVX512BW,FUTURE */
        /* 241(f3 fd 48) 303 001(3f) 120 023 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPCMPW, 4, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK,0,0,0,0}, nasm_bytecodes+19743, 549, 6072},
};

static const struct itemplate instrux_VPCOMPRESSD[6] = {
    /*   0 : VPCOMPRESSD mem128|mask,xmmreg [mr:t1s:   evex.128.66.0f38.w0 8b /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 306 001(8b) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCOMPRESSD, 2, {MEMORY|BITS128,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+37111, 542, 6073},
    /*   1 : VPCOMPRESSD mem256|mask,ymmreg [mr:t1s:   evex.256.66.0f38.w0 8b /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 306 001(8b) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCOMPRESSD, 2, {MEMORY|BITS256,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+37120, 542, 6074},
    /*   2 : VPCOMPRESSD mem512|mask,zmmreg [mr:t1s:   evex.512.66.0f38.w0 8b /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 306 001(8b) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPCOMPRESSD, 2, {MEMORY|BITS512,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+37129, 543, 6075},
    /*   3 : VPCOMPRESSD xmmreg|mask|z,xmmreg [mr:       evex.128.66.0f38.w0 8b /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 300 001(8b) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCOMPRESSD, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37138, 542, 6076},
    /*   4 : VPCOMPRESSD ymmreg|mask|z,ymmreg [mr:       evex.256.66.0f38.w0 8b /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 300 001(8b) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCOMPRESSD, 2, {YMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37147, 542, 6077},
    /*   5 : VPCOMPRESSD zmmreg|mask|z,zmmreg [mr:       evex.512.66.0f38.w0 8b /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 300 001(8b) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPCOMPRESSD, 2, {ZMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37156, 543, 6078},
};

static const struct itemplate instrux_VPCOMPRESSQ[6] = {
    /*   0 : VPCOMPRESSQ mem128|mask,xmmreg [mr:t1s:   evex.128.66.0f38.w1 8b /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 08) 306 001(8b) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCOMPRESSQ, 2, {MEMORY|BITS128,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+37165, 542, 6079},
    /*   1 : VPCOMPRESSQ mem256|mask,ymmreg [mr:t1s:   evex.256.66.0f38.w1 8b /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 28) 306 001(8b) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCOMPRESSQ, 2, {MEMORY|BITS256,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+37174, 542, 6080},
    /*   2 : VPCOMPRESSQ mem512|mask,zmmreg [mr:t1s:   evex.512.66.0f38.w1 8b /r         ] AVX512,FUTURE */
        /* 250(f2 fd 48) 306 001(8b) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPCOMPRESSQ, 2, {MEMORY|BITS512,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+37183, 543, 6081},
    /*   3 : VPCOMPRESSQ xmmreg|mask|z,xmmreg [mr:       evex.128.66.0f38.w1 8b /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 08) 300 001(8b) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCOMPRESSQ, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37192, 542, 6082},
    /*   4 : VPCOMPRESSQ ymmreg|mask|z,ymmreg [mr:       evex.256.66.0f38.w1 8b /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 28) 300 001(8b) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPCOMPRESSQ, 2, {YMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37201, 542, 6083},
    /*   5 : VPCOMPRESSQ zmmreg|mask|z,zmmreg [mr:       evex.512.66.0f38.w1 8b /r         ] AVX512,FUTURE */
        /* 250(f2 fd 48) 300 001(8b) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPCOMPRESSQ, 2, {ZMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37210, 543, 6084},
};

static const struct itemplate instrux_VPCONFLICTD[3] = {
    /*   0 : VPCONFLICTD xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.66.0f38.w0 c4 /r         ] AVX512CD,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 301 001(c4) 110 : EVEX,PROT,AVX512CD,AVX512VL,FUTURE */
        {I_VPCONFLICTD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+37219, 556, 6085},
    /*   1 : VPCONFLICTD ymmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.66.0f38.w0 c4 /r         ] AVX512CD,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 301 001(c4) 110 : EVEX,PROT,AVX512CD,AVX512VL,FUTURE */
        {I_VPCONFLICTD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+37228, 556, 6086},
    /*   2 : VPCONFLICTD zmmreg|mask|z,zmmrm512|b32 [rm:fv:    evex.512.66.0f38.w0 c4 /r         ] AVX512CD,FUTURE */
        /* 250(f2 7d 48) 301 001(c4) 110 : EVEX,PROT,AVX512CD,FUTURE */
        {I_VPCONFLICTD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+37237, 557, 6087},
};

static const struct itemplate instrux_VPCONFLICTQ[3] = {
    /*   0 : VPCONFLICTQ xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.66.0f38.w1 c4 /r         ] AVX512CD,AVX512VL,FUTURE */
        /* 250(f2 fd 08) 301 001(c4) 110 : EVEX,PROT,AVX512CD,AVX512VL,FUTURE */
        {I_VPCONFLICTQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+37246, 556, 6088},
    /*   1 : VPCONFLICTQ ymmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.66.0f38.w1 c4 /r         ] AVX512CD,AVX512VL,FUTURE */
        /* 250(f2 fd 28) 301 001(c4) 110 : EVEX,PROT,AVX512CD,AVX512VL,FUTURE */
        {I_VPCONFLICTQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+37255, 556, 6089},
    /*   2 : VPCONFLICTQ zmmreg|mask|z,zmmrm512|b64 [rm:fv:    evex.512.66.0f38.w1 c4 /r         ] AVX512CD,FUTURE */
        /* 250(f2 fd 48) 301 001(c4) 110 : EVEX,PROT,AVX512CD,FUTURE */
        {I_VPCONFLICTQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+37264, 557, 6090},
};

static const struct itemplate instrux_VPERMB[6] = {
    /*   0 : VPERMB xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.w0 8d /r     ] AVX512VL,AVX512VBMI,FUTURE */
        /* 241(f2 7d 08) 303 001(8d) 120 : EVEX,PROT,AVX512VL,AVX512VBMI,FUTURE */
        {I_VPERMB, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37273, 558, 6091},
    /*   1 : VPERMB xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f38.w0 8d /r     ] ND,AVX512VL,AVX512VBMI,FUTURE */
        /* 240(f2 7d 08) 303 001(8d) 110 : EVEX,PROT,AVX512VL,AVX512VBMI,FUTURE */
        {I_VPERMB, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37282, 558, 6091},
    /*   2 : VPERMB ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.w0 8d /r     ] AVX512VL,AVX512VBMI,FUTURE */
        /* 241(f2 7d 28) 303 001(8d) 120 : EVEX,PROT,AVX512VL,AVX512VBMI,FUTURE */
        {I_VPERMB, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37291, 558, 6092},
    /*   3 : VPERMB ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f38.w0 8d /r     ] ND,AVX512VL,AVX512VBMI,FUTURE */
        /* 240(f2 7d 28) 303 001(8d) 110 : EVEX,PROT,AVX512VL,AVX512VBMI,FUTURE */
        {I_VPERMB, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37300, 558, 6092},
    /*   4 : VPERMB zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.w0 8d /r     ] AVX512VBMI,FUTURE */
        /* 241(f2 7d 48) 303 001(8d) 120 : EVEX,PROT,AVX512VBMI,FUTURE */
        {I_VPERMB, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37309, 559, 6093},
    /*   5 : VPERMB zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f38.w0 8d /r     ] ND,AVX512VBMI,FUTURE */
        /* 240(f2 7d 48) 303 001(8d) 110 : EVEX,PROT,AVX512VBMI,FUTURE */
        {I_VPERMB, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37318, 559, 6093},
};

static const struct itemplate instrux_VPERMI2B[3] = {
    /*   0 : VPERMI2B xmmreg|mask|z,xmmreg,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.w0 75 /r     ] AVX512VL,AVX512VBMI,FUTURE */
        /* 241(f2 7d 08) 303 001(75) 120 : EVEX,PROT,AVX512VL,AVX512VBMI,FUTURE */
        {I_VPERMI2B, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37363, 558, 6096},
    /*   1 : VPERMI2B ymmreg|mask|z,ymmreg,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.w0 75 /r     ] AVX512VL,AVX512VBMI,FUTURE */
        /* 241(f2 7d 28) 303 001(75) 120 : EVEX,PROT,AVX512VL,AVX512VBMI,FUTURE */
        {I_VPERMI2B, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37372, 558, 6097},
    /*   2 : VPERMI2B zmmreg|mask|z,zmmreg,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.w0 75 /r     ] AVX512VBMI,FUTURE */
        /* 241(f2 7d 48) 303 001(75) 120 : EVEX,PROT,AVX512VBMI,FUTURE */
        {I_VPERMI2B, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37381, 559, 6098},
};

static const struct itemplate instrux_VPERMI2D[3] = {
    /*   0 : VPERMI2D xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 76 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(76) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMI2D, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+37390, 542, 6099},
    /*   1 : VPERMI2D ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 76 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(76) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMI2D, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+37399, 542, 6100},
    /*   2 : VPERMI2D zmmreg|mask|z,zmmreg,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f38.w0 76 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(76) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMI2D, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+37408, 543, 6101},
};

static const struct itemplate instrux_VPERMI2PD[3] = {
    /*   0 : VPERMI2PD xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 77 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(77) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMI2PD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+37417, 542, 6102},
    /*   1 : VPERMI2PD ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 77 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(77) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMI2PD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+37426, 542, 6103},
    /*   2 : VPERMI2PD zmmreg|mask|z,zmmreg,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 77 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(77) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMI2PD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+37435, 543, 6104},
};

static const struct itemplate instrux_VPERMI2PS[3] = {
    /*   0 : VPERMI2PS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 77 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(77) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMI2PS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+37444, 542, 6105},
    /*   1 : VPERMI2PS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 77 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(77) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMI2PS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+37453, 542, 6106},
    /*   2 : VPERMI2PS zmmreg|mask|z,zmmreg,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f38.w0 77 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(77) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMI2PS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+37462, 543, 6107},
};

static const struct itemplate instrux_VPERMI2Q[3] = {
    /*   0 : VPERMI2Q xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 76 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(76) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMI2Q, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+37471, 542, 6108},
    /*   1 : VPERMI2Q ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 76 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(76) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMI2Q, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+37480, 542, 6109},
    /*   2 : VPERMI2Q zmmreg|mask|z,zmmreg,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 76 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(76) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMI2Q, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+37489, 543, 6110},
};

static const struct itemplate instrux_VPERMI2W[3] = {
    /*   0 : VPERMI2W xmmreg|mask|z,xmmreg,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.w1 75 /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 fd 08) 303 001(75) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPERMI2W, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37498, 548, 6111},
    /*   1 : VPERMI2W ymmreg|mask|z,ymmreg,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.w1 75 /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 fd 28) 303 001(75) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPERMI2W, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37507, 548, 6112},
    /*   2 : VPERMI2W zmmreg|mask|z,zmmreg,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.w1 75 /r     ] AVX512BW,FUTURE */
        /* 241(f2 fd 48) 303 001(75) 120 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPERMI2W, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37516, 549, 6113},
};

static const struct itemplate instrux_VPERMT2B[3] = {
    /*   0 : VPERMT2B xmmreg|mask|z,xmmreg,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.w0 7d /r     ] AVX512VL,AVX512VBMI,FUTURE */
        /* 241(f2 7d 08) 303 001(7d) 120 : EVEX,PROT,AVX512VL,AVX512VBMI,FUTURE */
        {I_VPERMT2B, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37741, 558, 6136},
    /*   1 : VPERMT2B ymmreg|mask|z,ymmreg,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.w0 7d /r     ] AVX512VL,AVX512VBMI,FUTURE */
        /* 241(f2 7d 28) 303 001(7d) 120 : EVEX,PROT,AVX512VL,AVX512VBMI,FUTURE */
        {I_VPERMT2B, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37750, 558, 6137},
    /*   2 : VPERMT2B zmmreg|mask|z,zmmreg,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.w0 7d /r     ] AVX512VBMI,FUTURE */
        /* 241(f2 7d 48) 303 001(7d) 120 : EVEX,PROT,AVX512VBMI,FUTURE */
        {I_VPERMT2B, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37759, 559, 6138},
};

static const struct itemplate instrux_VPERMT2D[3] = {
    /*   0 : VPERMT2D xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 7e /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(7e) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMT2D, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+37768, 542, 6139},
    /*   1 : VPERMT2D ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 7e /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(7e) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMT2D, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+37777, 542, 6140},
    /*   2 : VPERMT2D zmmreg|mask|z,zmmreg,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f38.w0 7e /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(7e) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMT2D, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+37786, 543, 6141},
};

static const struct itemplate instrux_VPERMT2PD[3] = {
    /*   0 : VPERMT2PD xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 7f /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(7f) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMT2PD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+37795, 542, 6142},
    /*   1 : VPERMT2PD ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 7f /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(7f) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMT2PD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+37804, 542, 6143},
    /*   2 : VPERMT2PD zmmreg|mask|z,zmmreg,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 7f /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(7f) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMT2PD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+37813, 543, 6144},
};

static const struct itemplate instrux_VPERMT2PS[3] = {
    /*   0 : VPERMT2PS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 7f /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(7f) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMT2PS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+37822, 542, 6145},
    /*   1 : VPERMT2PS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 7f /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(7f) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMT2PS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+37831, 542, 6146},
    /*   2 : VPERMT2PS zmmreg|mask|z,zmmreg,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f38.w0 7f /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(7f) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMT2PS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+37840, 543, 6147},
};

static const struct itemplate instrux_VPERMT2Q[3] = {
    /*   0 : VPERMT2Q xmmreg|mask|z,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 7e /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(7e) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMT2Q, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+37849, 542, 6148},
    /*   1 : VPERMT2Q ymmreg|mask|z,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 7e /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(7e) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPERMT2Q, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+37858, 542, 6149},
    /*   2 : VPERMT2Q zmmreg|mask|z,zmmreg,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 7e /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(7e) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPERMT2Q, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+37867, 543, 6150},
};

static const struct itemplate instrux_VPERMT2W[3] = {
    /*   0 : VPERMT2W xmmreg|mask|z,xmmreg,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.w1 7d /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 fd 08) 303 001(7d) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPERMT2W, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37876, 548, 6151},
    /*   1 : VPERMT2W ymmreg|mask|z,ymmreg,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.w1 7d /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 fd 28) 303 001(7d) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPERMT2W, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37885, 548, 6152},
    /*   2 : VPERMT2W zmmreg|mask|z,zmmreg,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.w1 7d /r     ] AVX512BW,FUTURE */
        /* 241(f2 fd 48) 303 001(7d) 120 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPERMT2W, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37894, 549, 6153},
};

static const struct itemplate instrux_VPERMW[6] = {
    /*   0 : VPERMW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.w1 8d /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 fd 08) 303 001(8d) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPERMW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37903, 548, 6154},
    /*   1 : VPERMW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f38.w1 8d /r     ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 fd 08) 303 001(8d) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPERMW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37912, 548, 6154},
    /*   2 : VPERMW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.w1 8d /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 fd 28) 303 001(8d) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPERMW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37921, 548, 6155},
    /*   3 : VPERMW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f38.w1 8d /r     ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 fd 28) 303 001(8d) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPERMW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37930, 548, 6155},
    /*   4 : VPERMW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.w1 8d /r     ] AVX512BW,FUTURE */
        /* 241(f2 fd 48) 303 001(8d) 120 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPERMW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37939, 549, 6156},
    /*   5 : VPERMW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f38.w1 8d /r     ] ND,AVX512BW,FUTURE */
        /* 240(f2 fd 48) 303 001(8d) 110 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPERMW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37948, 549, 6156},
};

static const struct itemplate instrux_VPEXPANDD[6] = {
    /*   0 : VPEXPANDD xmmreg|mask|z,mem128 [rm:t1s:   evex.128.66.0f38.w0 89 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 306 001(89) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPEXPANDD, 2, {XMMREG,MEMORY|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37957, 542, 6157},
    /*   1 : VPEXPANDD ymmreg|mask|z,mem256 [rm:t1s:   evex.256.66.0f38.w0 89 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 306 001(89) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPEXPANDD, 2, {YMMREG,MEMORY|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37966, 542, 6158},
    /*   2 : VPEXPANDD zmmreg|mask|z,mem512 [rm:t1s:   evex.512.66.0f38.w0 89 /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 306 001(89) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPEXPANDD, 2, {ZMMREG,MEMORY|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37975, 543, 6159},
    /*   3 : VPEXPANDD xmmreg|mask|z,xmmreg [rm:t1s:   evex.128.66.0f38.w0 89 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 306 001(89) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPEXPANDD, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37957, 542, 6160},
    /*   4 : VPEXPANDD ymmreg|mask|z,ymmreg [rm:t1s:   evex.256.66.0f38.w0 89 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 306 001(89) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPEXPANDD, 2, {YMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37966, 542, 6161},
    /*   5 : VPEXPANDD zmmreg|mask|z,zmmreg [rm:t1s:   evex.512.66.0f38.w0 89 /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 306 001(89) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPEXPANDD, 2, {ZMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37975, 543, 6162},
};

static const struct itemplate instrux_VPEXPANDQ[6] = {
    /*   0 : VPEXPANDQ xmmreg|mask|z,mem128 [rm:t1s:   evex.128.66.0f38.w1 89 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 08) 306 001(89) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPEXPANDQ, 2, {XMMREG,MEMORY|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37984, 542, 6163},
    /*   1 : VPEXPANDQ ymmreg|mask|z,mem256 [rm:t1s:   evex.256.66.0f38.w1 89 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 28) 306 001(89) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPEXPANDQ, 2, {YMMREG,MEMORY|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37993, 542, 6164},
    /*   2 : VPEXPANDQ zmmreg|mask|z,mem512 [rm:t1s:   evex.512.66.0f38.w1 89 /r         ] AVX512,FUTURE */
        /* 250(f2 fd 48) 306 001(89) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPEXPANDQ, 2, {ZMMREG,MEMORY|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38002, 543, 6165},
    /*   3 : VPEXPANDQ xmmreg|mask|z,xmmreg [rm:t1s:   evex.128.66.0f38.w1 89 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 08) 306 001(89) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPEXPANDQ, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37984, 542, 6166},
    /*   4 : VPEXPANDQ ymmreg|mask|z,ymmreg [rm:t1s:   evex.256.66.0f38.w1 89 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 28) 306 001(89) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPEXPANDQ, 2, {YMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+37993, 542, 6167},
    /*   5 : VPEXPANDQ zmmreg|mask|z,zmmreg [rm:t1s:   evex.512.66.0f38.w1 89 /r         ] AVX512,FUTURE */
        /* 250(f2 fd 48) 306 001(89) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPEXPANDQ, 2, {ZMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+38002, 543, 6168},
};

static const struct itemplate instrux_VPLZCNTD[3] = {
    /*   0 : VPLZCNTD xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.66.0f38.w0 44 /r         ] AVX512CD,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 301 001(44) 110 : EVEX,PROT,AVX512CD,AVX512VL,FUTURE */
        {I_VPLZCNTD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+38011, 556, 6201},
    /*   1 : VPLZCNTD ymmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.66.0f38.w0 44 /r         ] AVX512CD,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 301 001(44) 110 : EVEX,PROT,AVX512CD,AVX512VL,FUTURE */
        {I_VPLZCNTD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+38020, 556, 6202},
    /*   2 : VPLZCNTD zmmreg|mask|z,zmmrm512|b32 [rm:fv:    evex.512.66.0f38.w0 44 /r         ] AVX512CD,FUTURE */
        /* 250(f2 7d 48) 301 001(44) 110 : EVEX,PROT,AVX512CD,FUTURE */
        {I_VPLZCNTD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+38029, 557, 6203},
};

static const struct itemplate instrux_VPLZCNTQ[3] = {
    /*   0 : VPLZCNTQ xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.66.0f38.w1 44 /r         ] AVX512CD,AVX512VL,FUTURE */
        /* 250(f2 fd 08) 301 001(44) 110 : EVEX,PROT,AVX512CD,AVX512VL,FUTURE */
        {I_VPLZCNTQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+38038, 556, 6204},
    /*   1 : VPLZCNTQ ymmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.66.0f38.w1 44 /r         ] AVX512CD,AVX512VL,FUTURE */
        /* 250(f2 fd 28) 301 001(44) 110 : EVEX,PROT,AVX512CD,AVX512VL,FUTURE */
        {I_VPLZCNTQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+38047, 556, 6205},
    /*   2 : VPLZCNTQ zmmreg|mask|z,zmmrm512|b64 [rm:fv:    evex.512.66.0f38.w1 44 /r         ] AVX512CD,FUTURE */
        /* 250(f2 fd 48) 301 001(44) 110 : EVEX,PROT,AVX512CD,FUTURE */
        {I_VPLZCNTQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+38056, 557, 6206},
};

static const struct itemplate instrux_VPMAXSQ[6] = {
    /*   0 : VPMAXSQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 3d /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(3d) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMAXSQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+38335, 542, 6225},
    /*   1 : VPMAXSQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f38.w1 3d /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 08) 301 001(3d) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMAXSQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+38344, 542, 6225},
    /*   2 : VPMAXSQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 3d /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(3d) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMAXSQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+38353, 542, 6226},
    /*   3 : VPMAXSQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f38.w1 3d /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 28) 301 001(3d) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMAXSQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+38362, 542, 6226},
    /*   4 : VPMAXSQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 3d /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(3d) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMAXSQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+38371, 543, 6227},
    /*   5 : VPMAXSQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f38.w1 3d /r     ] ND,AVX512,FUTURE */
        /* 240(f2 fd 48) 301 001(3d) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMAXSQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+38380, 543, 6227},
};

static const struct itemplate instrux_VPMAXUQ[6] = {
    /*   0 : VPMAXUQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 3f /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(3f) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMAXUQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+38551, 542, 6237},
    /*   1 : VPMAXUQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f38.w1 3f /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 08) 301 001(3f) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMAXUQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+38560, 542, 6237},
    /*   2 : VPMAXUQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 3f /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(3f) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMAXUQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+38569, 542, 6238},
    /*   3 : VPMAXUQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f38.w1 3f /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 28) 301 001(3f) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMAXUQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+38578, 542, 6238},
    /*   4 : VPMAXUQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 3f /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(3f) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMAXUQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+38587, 543, 6239},
    /*   5 : VPMAXUQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f38.w1 3f /r     ] ND,AVX512,FUTURE */
        /* 240(f2 fd 48) 301 001(3f) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMAXUQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+38596, 543, 6239},
};

static const struct itemplate instrux_VPMINSQ[6] = {
    /*   0 : VPMINSQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 39 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(39) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMINSQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+38767, 542, 6249},
    /*   1 : VPMINSQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f38.w1 39 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 08) 301 001(39) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMINSQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+38776, 542, 6249},
    /*   2 : VPMINSQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 39 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(39) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMINSQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+38785, 542, 6250},
    /*   3 : VPMINSQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f38.w1 39 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 28) 301 001(39) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMINSQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+38794, 542, 6250},
    /*   4 : VPMINSQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 39 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(39) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMINSQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+38803, 543, 6251},
    /*   5 : VPMINSQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f38.w1 39 /r     ] ND,AVX512,FUTURE */
        /* 240(f2 fd 48) 301 001(39) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMINSQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+38812, 543, 6251},
};

static const struct itemplate instrux_VPMINUQ[6] = {
    /*   0 : VPMINUQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 3b /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(3b) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMINUQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+38983, 542, 6261},
    /*   1 : VPMINUQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f38.w1 3b /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 08) 301 001(3b) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMINUQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+38992, 542, 6261},
    /*   2 : VPMINUQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 3b /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(3b) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMINUQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+39001, 542, 6262},
    /*   3 : VPMINUQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f38.w1 3b /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 28) 301 001(3b) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMINUQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+39010, 542, 6262},
    /*   4 : VPMINUQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 3b /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(3b) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMINUQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+39019, 543, 6263},
    /*   5 : VPMINUQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f38.w1 3b /r     ] ND,AVX512,FUTURE */
        /* 240(f2 fd 48) 301 001(3b) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMINUQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+39028, 543, 6263},
};

static const struct itemplate instrux_VPMOVB2M[3] = {
    /*   0 : VPMOVB2M kreg,xmmreg [rm:       evex.128.f3.0f38.w0 29 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7e 08) 300 001(29) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVB2M, 2, {OPMASKREG,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+39091, 548, 6267},
    /*   1 : VPMOVB2M kreg,ymmreg [rm:       evex.256.f3.0f38.w0 29 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7e 28) 300 001(29) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVB2M, 2, {OPMASKREG,YMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+39100, 548, 6268},
    /*   2 : VPMOVB2M kreg,zmmreg [rm:       evex.512.f3.0f38.w0 29 /r         ] AVX512BW,FUTURE */
        /* 250(f2 7e 48) 300 001(29) 110 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMOVB2M, 2, {OPMASKREG,ZMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+39109, 549, 6269},
};

static const struct itemplate instrux_VPMOVD2M[3] = {
    /*   0 : VPMOVD2M kreg,xmmreg [rm:       evex.128.f3.0f38.w0 39 /r         ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f2 7e 08) 300 001(39) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VPMOVD2M, 2, {OPMASKREG,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+39118, 545, 6270},
    /*   1 : VPMOVD2M kreg,ymmreg [rm:       evex.256.f3.0f38.w0 39 /r         ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f2 7e 28) 300 001(39) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VPMOVD2M, 2, {OPMASKREG,YMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+39127, 545, 6271},
    /*   2 : VPMOVD2M kreg,zmmreg [rm:       evex.512.f3.0f38.w0 39 /r         ] AVX512DQ,FUTURE */
        /* 250(f2 7e 48) 300 001(39) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VPMOVD2M, 2, {OPMASKREG,ZMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+39136, 546, 6272},
};

static const struct itemplate instrux_VPMOVDB[6] = {
    /*   0 : VPMOVDB xmmreg|mask|z,xmmreg [mr:       evex.128.f3.0f38.w0 31 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 300 001(31) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVDB, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39145, 542, 6273},
    /*   1 : VPMOVDB xmmreg|mask|z,ymmreg [mr:       evex.256.f3.0f38.w0 31 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 300 001(31) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVDB, 2, {XMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39154, 542, 6274},
    /*   2 : VPMOVDB xmmreg|mask|z,zmmreg [mr:       evex.512.f3.0f38.w0 31 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 300 001(31) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVDB, 2, {XMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39163, 543, 6275},
    /*   3 : VPMOVDB mem32|mask,xmmreg [mr:qvm:   evex.128.f3.0f38.w0 31 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 315 001(31) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVDB, 2, {MEMORY|BITS32,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39172, 542, 6276},
    /*   4 : VPMOVDB mem64|mask,ymmreg [mr:qvm:   evex.256.f3.0f38.w0 31 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 315 001(31) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVDB, 2, {MEMORY|BITS64,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39181, 542, 6277},
    /*   5 : VPMOVDB mem128|mask,zmmreg [mr:qvm:   evex.512.f3.0f38.w0 31 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 315 001(31) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVDB, 2, {MEMORY|BITS128,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39190, 543, 6278},
};

static const struct itemplate instrux_VPMOVDW[6] = {
    /*   0 : VPMOVDW xmmreg|mask|z,xmmreg [mr:       evex.128.f3.0f38.w0 33 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 300 001(33) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVDW, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39199, 542, 6279},
    /*   1 : VPMOVDW xmmreg|mask|z,ymmreg [mr:       evex.256.f3.0f38.w0 33 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 300 001(33) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVDW, 2, {XMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39208, 542, 6280},
    /*   2 : VPMOVDW ymmreg|mask|z,zmmreg [mr:       evex.512.f3.0f38.w0 33 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 300 001(33) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVDW, 2, {YMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39217, 543, 6281},
    /*   3 : VPMOVDW mem64|mask,xmmreg [mr:hvm:   evex.128.f3.0f38.w0 33 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 314 001(33) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVDW, 2, {MEMORY|BITS64,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39226, 542, 6282},
    /*   4 : VPMOVDW mem128|mask,ymmreg [mr:hvm:   evex.256.f3.0f38.w0 33 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 314 001(33) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVDW, 2, {MEMORY|BITS128,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39235, 542, 6283},
    /*   5 : VPMOVDW mem256|mask,zmmreg [mr:hvm:   evex.512.f3.0f38.w0 33 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 314 001(33) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVDW, 2, {MEMORY|BITS256,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39244, 543, 6284},
};

static const struct itemplate instrux_VPMOVM2B[3] = {
    /*   0 : VPMOVM2B xmmreg,kreg [rm:       evex.128.f3.0f38.w0 28 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7e 08) 300 001(28) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVM2B, 2, {XMMREG,OPMASKREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+39253, 548, 6285},
    /*   1 : VPMOVM2B ymmreg,kreg [rm:       evex.256.f3.0f38.w0 28 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7e 28) 300 001(28) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVM2B, 2, {YMMREG,OPMASKREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+39262, 548, 6286},
    /*   2 : VPMOVM2B zmmreg,kreg [rm:       evex.512.f3.0f38.w0 28 /r         ] AVX512BW,FUTURE */
        /* 250(f2 7e 48) 300 001(28) 110 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMOVM2B, 2, {ZMMREG,OPMASKREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+39271, 549, 6287},
};

static const struct itemplate instrux_VPMOVM2D[3] = {
    /*   0 : VPMOVM2D xmmreg,kreg [rm:       evex.128.f3.0f38.w0 38 /r         ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f2 7e 08) 300 001(38) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VPMOVM2D, 2, {XMMREG,OPMASKREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+39280, 545, 6288},
    /*   1 : VPMOVM2D ymmreg,kreg [rm:       evex.256.f3.0f38.w0 38 /r         ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f2 7e 28) 300 001(38) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VPMOVM2D, 2, {YMMREG,OPMASKREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+39289, 545, 6289},
    /*   2 : VPMOVM2D zmmreg,kreg [rm:       evex.512.f3.0f38.w0 38 /r         ] AVX512DQ,FUTURE */
        /* 250(f2 7e 48) 300 001(38) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VPMOVM2D, 2, {ZMMREG,OPMASKREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+39298, 546, 6290},
};

static const struct itemplate instrux_VPMOVM2Q[3] = {
    /*   0 : VPMOVM2Q xmmreg,kreg [rm:       evex.128.f3.0f38.w1 38 /r         ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f2 fe 08) 300 001(38) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VPMOVM2Q, 2, {XMMREG,OPMASKREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+39307, 545, 6291},
    /*   1 : VPMOVM2Q ymmreg,kreg [rm:       evex.256.f3.0f38.w1 38 /r         ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f2 fe 28) 300 001(38) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VPMOVM2Q, 2, {YMMREG,OPMASKREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+39316, 545, 6292},
    /*   2 : VPMOVM2Q zmmreg,kreg [rm:       evex.512.f3.0f38.w1 38 /r         ] AVX512DQ,FUTURE */
        /* 250(f2 fe 48) 300 001(38) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VPMOVM2Q, 2, {ZMMREG,OPMASKREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+39325, 546, 6293},
};

static const struct itemplate instrux_VPMOVM2W[3] = {
    /*   0 : VPMOVM2W xmmreg,kreg [rm:       evex.128.f3.0f38.w1 28 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 fe 08) 300 001(28) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVM2W, 2, {XMMREG,OPMASKREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+39334, 548, 6294},
    /*   1 : VPMOVM2W ymmreg,kreg [rm:       evex.256.f3.0f38.w1 28 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 fe 28) 300 001(28) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVM2W, 2, {YMMREG,OPMASKREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+39343, 548, 6295},
    /*   2 : VPMOVM2W zmmreg,kreg [rm:       evex.512.f3.0f38.w1 28 /r         ] AVX512BW,FUTURE */
        /* 250(f2 fe 48) 300 001(28) 110 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMOVM2W, 2, {ZMMREG,OPMASKREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+39352, 549, 6296},
};

static const struct itemplate instrux_VPMOVQ2M[3] = {
    /*   0 : VPMOVQ2M kreg,xmmreg [rm:       evex.128.f3.0f38.w1 39 /r         ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f2 fe 08) 300 001(39) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VPMOVQ2M, 2, {OPMASKREG,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+39361, 545, 6297},
    /*   1 : VPMOVQ2M kreg,ymmreg [rm:       evex.256.f3.0f38.w1 39 /r         ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f2 fe 28) 300 001(39) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VPMOVQ2M, 2, {OPMASKREG,YMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+39370, 545, 6298},
    /*   2 : VPMOVQ2M kreg,zmmreg [rm:       evex.512.f3.0f38.w1 39 /r         ] AVX512DQ,FUTURE */
        /* 250(f2 fe 48) 300 001(39) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VPMOVQ2M, 2, {OPMASKREG,ZMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+39379, 546, 6299},
};

static const struct itemplate instrux_VPMOVQB[6] = {
    /*   0 : VPMOVQB xmmreg|mask|z,xmmreg [mr:       evex.128.f3.0f38.w0 32 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 300 001(32) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVQB, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39388, 542, 6300},
    /*   1 : VPMOVQB xmmreg|mask|z,ymmreg [mr:       evex.256.f3.0f38.w0 32 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 300 001(32) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVQB, 2, {XMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39397, 542, 6301},
    /*   2 : VPMOVQB xmmreg|mask|z,zmmreg [mr:       evex.512.f3.0f38.w0 32 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 300 001(32) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVQB, 2, {XMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39406, 543, 6302},
    /*   3 : VPMOVQB mem16|mask,xmmreg [mr:ovm:   evex.128.f3.0f38.w0 32 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 316 001(32) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVQB, 2, {MEMORY|BITS16,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39415, 542, 6303},
    /*   4 : VPMOVQB mem32|mask,ymmreg [mr:ovm:   evex.256.f3.0f38.w0 32 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 316 001(32) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVQB, 2, {MEMORY|BITS32,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39424, 542, 6304},
    /*   5 : VPMOVQB mem64|mask,zmmreg [mr:ovm:   evex.512.f3.0f38.w0 32 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 316 001(32) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVQB, 2, {MEMORY|BITS64,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39433, 543, 6305},
};

static const struct itemplate instrux_VPMOVQD[6] = {
    /*   0 : VPMOVQD xmmreg|mask|z,xmmreg [mr:       evex.128.f3.0f38.w0 35 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 300 001(35) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVQD, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39442, 542, 6306},
    /*   1 : VPMOVQD xmmreg|mask|z,ymmreg [mr:       evex.256.f3.0f38.w0 35 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 300 001(35) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVQD, 2, {XMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39451, 542, 6307},
    /*   2 : VPMOVQD ymmreg|mask|z,zmmreg [mr:       evex.512.f3.0f38.w0 35 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 300 001(35) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVQD, 2, {YMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39460, 543, 6308},
    /*   3 : VPMOVQD mem64|mask,xmmreg [mr:hvm:   evex.128.f3.0f38.w0 35 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 314 001(35) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVQD, 2, {MEMORY|BITS64,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39469, 542, 6309},
    /*   4 : VPMOVQD mem128|mask,ymmreg [mr:hvm:   evex.256.f3.0f38.w0 35 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 314 001(35) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVQD, 2, {MEMORY|BITS128,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39478, 542, 6310},
    /*   5 : VPMOVQD mem256|mask,zmmreg [mr:hvm:   evex.512.f3.0f38.w0 35 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 314 001(35) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVQD, 2, {MEMORY|BITS256,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39487, 543, 6311},
};

static const struct itemplate instrux_VPMOVQW[6] = {
    /*   0 : VPMOVQW xmmreg|mask|z,xmmreg [mr:       evex.128.f3.0f38.w0 34 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 300 001(34) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVQW, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39496, 542, 6312},
    /*   1 : VPMOVQW xmmreg|mask|z,ymmreg [mr:       evex.256.f3.0f38.w0 34 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 300 001(34) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVQW, 2, {XMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39505, 542, 6313},
    /*   2 : VPMOVQW xmmreg|mask|z,zmmreg [mr:       evex.512.f3.0f38.w0 34 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 300 001(34) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVQW, 2, {XMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39514, 543, 6314},
    /*   3 : VPMOVQW mem32|mask,xmmreg [mr:qvm:   evex.128.f3.0f38.w0 34 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 315 001(34) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVQW, 2, {MEMORY|BITS32,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39523, 542, 6315},
    /*   4 : VPMOVQW mem64|mask,ymmreg [mr:qvm:   evex.256.f3.0f38.w0 34 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 315 001(34) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVQW, 2, {MEMORY|BITS64,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39532, 542, 6316},
    /*   5 : VPMOVQW mem128|mask,zmmreg [mr:qvm:   evex.512.f3.0f38.w0 34 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 315 001(34) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVQW, 2, {MEMORY|BITS128,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39541, 543, 6317},
};

static const struct itemplate instrux_VPMOVSDB[6] = {
    /*   0 : VPMOVSDB xmmreg|mask|z,xmmreg [mr:       evex.128.f3.0f38.w0 21 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 300 001(21) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSDB, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39550, 542, 6318},
    /*   1 : VPMOVSDB xmmreg|mask|z,ymmreg [mr:       evex.256.f3.0f38.w0 21 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 300 001(21) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSDB, 2, {XMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39559, 542, 6319},
    /*   2 : VPMOVSDB xmmreg|mask|z,zmmreg [mr:       evex.512.f3.0f38.w0 21 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 300 001(21) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVSDB, 2, {XMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39568, 543, 6320},
    /*   3 : VPMOVSDB mem32|mask,xmmreg [mr:qvm:   evex.128.f3.0f38.w0 21 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 315 001(21) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSDB, 2, {MEMORY|BITS32,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39577, 542, 6321},
    /*   4 : VPMOVSDB mem64|mask,ymmreg [mr:qvm:   evex.256.f3.0f38.w0 21 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 315 001(21) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSDB, 2, {MEMORY|BITS64,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39586, 542, 6322},
    /*   5 : VPMOVSDB mem128|mask,zmmreg [mr:qvm:   evex.512.f3.0f38.w0 21 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 315 001(21) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVSDB, 2, {MEMORY|BITS128,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39595, 543, 6323},
};

static const struct itemplate instrux_VPMOVSDW[6] = {
    /*   0 : VPMOVSDW xmmreg|mask|z,xmmreg [mr:       evex.128.f3.0f38.w0 23 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 300 001(23) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSDW, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39604, 542, 6324},
    /*   1 : VPMOVSDW xmmreg|mask|z,ymmreg [mr:       evex.256.f3.0f38.w0 23 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 300 001(23) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSDW, 2, {XMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39613, 542, 6325},
    /*   2 : VPMOVSDW ymmreg|mask|z,zmmreg [mr:       evex.512.f3.0f38.w0 23 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 300 001(23) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVSDW, 2, {YMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39622, 543, 6326},
    /*   3 : VPMOVSDW mem64|mask,xmmreg [mr:hvm:   evex.128.f3.0f38.w0 23 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 314 001(23) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSDW, 2, {MEMORY|BITS64,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39631, 542, 6327},
    /*   4 : VPMOVSDW mem128|mask,ymmreg [mr:hvm:   evex.256.f3.0f38.w0 23 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 314 001(23) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSDW, 2, {MEMORY|BITS128,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39640, 542, 6328},
    /*   5 : VPMOVSDW mem256|mask,zmmreg [mr:hvm:   evex.512.f3.0f38.w0 23 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 314 001(23) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVSDW, 2, {MEMORY|BITS256,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39649, 543, 6329},
};

static const struct itemplate instrux_VPMOVSQB[6] = {
    /*   0 : VPMOVSQB xmmreg|mask|z,xmmreg [mr:       evex.128.f3.0f38.w0 22 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 300 001(22) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSQB, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39658, 542, 6330},
    /*   1 : VPMOVSQB xmmreg|mask|z,ymmreg [mr:       evex.256.f3.0f38.w0 22 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 300 001(22) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSQB, 2, {XMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39667, 542, 6331},
    /*   2 : VPMOVSQB xmmreg|mask|z,zmmreg [mr:       evex.512.f3.0f38.w0 22 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 300 001(22) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVSQB, 2, {XMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39676, 543, 6332},
    /*   3 : VPMOVSQB mem16|mask,xmmreg [mr:ovm:   evex.128.f3.0f38.w0 22 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 316 001(22) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSQB, 2, {MEMORY|BITS16,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39685, 542, 6333},
    /*   4 : VPMOVSQB mem32|mask,ymmreg [mr:ovm:   evex.256.f3.0f38.w0 22 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 316 001(22) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSQB, 2, {MEMORY|BITS32,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39694, 542, 6334},
    /*   5 : VPMOVSQB mem64|mask,zmmreg [mr:ovm:   evex.512.f3.0f38.w0 22 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 316 001(22) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVSQB, 2, {MEMORY|BITS64,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39703, 543, 6335},
};

static const struct itemplate instrux_VPMOVSQD[6] = {
    /*   0 : VPMOVSQD xmmreg|mask|z,xmmreg [mr:       evex.128.f3.0f38.w0 25 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 300 001(25) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSQD, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39712, 542, 6336},
    /*   1 : VPMOVSQD xmmreg|mask|z,ymmreg [mr:       evex.256.f3.0f38.w0 25 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 300 001(25) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSQD, 2, {XMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39721, 542, 6337},
    /*   2 : VPMOVSQD ymmreg|mask|z,zmmreg [mr:       evex.512.f3.0f38.w0 25 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 300 001(25) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVSQD, 2, {YMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39730, 543, 6338},
    /*   3 : VPMOVSQD mem64|mask,xmmreg [mr:hvm:   evex.128.f3.0f38.w0 25 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 314 001(25) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSQD, 2, {MEMORY|BITS64,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39739, 542, 6339},
    /*   4 : VPMOVSQD mem128|mask,ymmreg [mr:hvm:   evex.256.f3.0f38.w0 25 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 314 001(25) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSQD, 2, {MEMORY|BITS128,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39748, 542, 6340},
    /*   5 : VPMOVSQD mem256|mask,zmmreg [mr:hvm:   evex.512.f3.0f38.w0 25 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 314 001(25) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVSQD, 2, {MEMORY|BITS256,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39757, 543, 6341},
};

static const struct itemplate instrux_VPMOVSQW[6] = {
    /*   0 : VPMOVSQW xmmreg|mask|z,xmmreg [mr:       evex.128.f3.0f38.w0 24 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 300 001(24) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSQW, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39766, 542, 6342},
    /*   1 : VPMOVSQW xmmreg|mask|z,ymmreg [mr:       evex.256.f3.0f38.w0 24 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 300 001(24) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSQW, 2, {XMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39775, 542, 6343},
    /*   2 : VPMOVSQW xmmreg|mask|z,zmmreg [mr:       evex.512.f3.0f38.w0 24 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 300 001(24) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVSQW, 2, {XMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39784, 543, 6344},
    /*   3 : VPMOVSQW mem32|mask,xmmreg [mr:qvm:   evex.128.f3.0f38.w0 24 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 315 001(24) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSQW, 2, {MEMORY|BITS32,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39793, 542, 6345},
    /*   4 : VPMOVSQW mem64|mask,ymmreg [mr:qvm:   evex.256.f3.0f38.w0 24 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 315 001(24) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVSQW, 2, {MEMORY|BITS64,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39802, 542, 6346},
    /*   5 : VPMOVSQW mem128|mask,zmmreg [mr:qvm:   evex.512.f3.0f38.w0 24 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 315 001(24) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVSQW, 2, {MEMORY|BITS128,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39811, 543, 6347},
};

static const struct itemplate instrux_VPMOVSWB[6] = {
    /*   0 : VPMOVSWB xmmreg|mask|z,xmmreg [mr:       evex.128.f3.0f38.w0 20 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7e 08) 300 001(20) 101 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVSWB, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39820, 548, 6348},
    /*   1 : VPMOVSWB xmmreg|mask|z,ymmreg [mr:       evex.256.f3.0f38.w0 20 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7e 28) 300 001(20) 101 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVSWB, 2, {XMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39829, 548, 6349},
    /*   2 : VPMOVSWB ymmreg|mask|z,zmmreg [mr:       evex.512.f3.0f38.w0 20 /r         ] AVX512BW,FUTURE */
        /* 250(f2 7e 48) 300 001(20) 101 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMOVSWB, 2, {YMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+39838, 549, 6350},
    /*   3 : VPMOVSWB mem64|mask,xmmreg [mr:hvm:   evex.128.f3.0f38.w0 20 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7e 08) 314 001(20) 101 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVSWB, 2, {MEMORY|BITS64,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39847, 548, 6351},
    /*   4 : VPMOVSWB mem128|mask,ymmreg [mr:hvm:   evex.256.f3.0f38.w0 20 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7e 28) 314 001(20) 101 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVSWB, 2, {MEMORY|BITS128,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39856, 548, 6352},
    /*   5 : VPMOVSWB mem256|mask,zmmreg [mr:hvm:   evex.512.f3.0f38.w0 20 /r         ] AVX512BW,FUTURE */
        /* 250(f2 7e 48) 314 001(20) 101 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMOVSWB, 2, {MEMORY|BITS256,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+39865, 549, 6353},
};

static const struct itemplate instrux_VPMOVUSDB[6] = {
    /*   0 : VPMOVUSDB xmmreg|mask|z,xmmreg [mr:       evex.128.f3.0f38.w0 11 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 300 001(11) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVUSDB, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40036, 542, 6372},
    /*   1 : VPMOVUSDB xmmreg|mask|z,ymmreg [mr:       evex.256.f3.0f38.w0 11 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 300 001(11) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVUSDB, 2, {XMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40045, 542, 6373},
    /*   2 : VPMOVUSDB xmmreg|mask|z,zmmreg [mr:       evex.512.f3.0f38.w0 11 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 300 001(11) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVUSDB, 2, {XMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40054, 543, 6374},
    /*   3 : VPMOVUSDB mem32|mask,xmmreg [mr:qvm:   evex.128.f3.0f38.w0 11 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 315 001(11) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVUSDB, 2, {MEMORY|BITS32,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+40063, 542, 6375},
    /*   4 : VPMOVUSDB mem64|mask,ymmreg [mr:qvm:   evex.256.f3.0f38.w0 11 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 315 001(11) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVUSDB, 2, {MEMORY|BITS64,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+40072, 542, 6376},
    /*   5 : VPMOVUSDB mem128|mask,zmmreg [mr:qvm:   evex.512.f3.0f38.w0 11 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 315 001(11) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVUSDB, 2, {MEMORY|BITS128,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+40081, 543, 6377},
};

static const struct itemplate instrux_VPMOVUSDW[6] = {
    /*   0 : VPMOVUSDW xmmreg|mask|z,xmmreg [mr:       evex.128.f3.0f38.w0 13 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 300 001(13) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVUSDW, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40090, 542, 6378},
    /*   1 : VPMOVUSDW xmmreg|mask|z,ymmreg [mr:       evex.256.f3.0f38.w0 13 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 300 001(13) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVUSDW, 2, {XMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40099, 542, 6379},
    /*   2 : VPMOVUSDW ymmreg|mask|z,zmmreg [mr:       evex.512.f3.0f38.w0 13 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 300 001(13) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVUSDW, 2, {YMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40108, 543, 6380},
    /*   3 : VPMOVUSDW mem64|mask,xmmreg [mr:hvm:   evex.128.f3.0f38.w0 13 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 314 001(13) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVUSDW, 2, {MEMORY|BITS64,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+40117, 542, 6381},
    /*   4 : VPMOVUSDW mem128|mask,ymmreg [mr:hvm:   evex.256.f3.0f38.w0 13 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 314 001(13) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVUSDW, 2, {MEMORY|BITS128,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+40126, 542, 6382},
    /*   5 : VPMOVUSDW mem256|mask,zmmreg [mr:hvm:   evex.512.f3.0f38.w0 13 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 314 001(13) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVUSDW, 2, {MEMORY|BITS256,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+40135, 543, 6383},
};

static const struct itemplate instrux_VPMOVUSQB[6] = {
    /*   0 : VPMOVUSQB xmmreg|mask|z,xmmreg [mr:       evex.128.f3.0f38.w0 12 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 300 001(12) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVUSQB, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40144, 542, 6384},
    /*   1 : VPMOVUSQB xmmreg|mask|z,ymmreg [mr:       evex.256.f3.0f38.w0 12 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 300 001(12) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVUSQB, 2, {XMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40153, 542, 6385},
    /*   2 : VPMOVUSQB xmmreg|mask|z,zmmreg [mr:       evex.512.f3.0f38.w0 12 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 300 001(12) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVUSQB, 2, {XMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40162, 543, 6386},
    /*   3 : VPMOVUSQB mem16|mask,xmmreg [mr:ovm:   evex.128.f3.0f38.w0 12 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 316 001(12) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVUSQB, 2, {MEMORY|BITS16,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+40171, 542, 6387},
    /*   4 : VPMOVUSQB mem32|mask,ymmreg [mr:ovm:   evex.256.f3.0f38.w0 12 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 316 001(12) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVUSQB, 2, {MEMORY|BITS32,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+40180, 542, 6388},
    /*   5 : VPMOVUSQB mem64|mask,zmmreg [mr:ovm:   evex.512.f3.0f38.w0 12 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 316 001(12) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVUSQB, 2, {MEMORY|BITS64,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+40189, 543, 6389},
};

static const struct itemplate instrux_VPMOVUSQD[6] = {
    /*   0 : VPMOVUSQD xmmreg|mask|z,xmmreg [mr:       evex.128.f3.0f38.w0 15 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 300 001(15) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVUSQD, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40198, 542, 6390},
    /*   1 : VPMOVUSQD xmmreg|mask|z,ymmreg [mr:       evex.256.f3.0f38.w0 15 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 300 001(15) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVUSQD, 2, {XMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40207, 542, 6391},
    /*   2 : VPMOVUSQD ymmreg|mask|z,zmmreg [mr:       evex.512.f3.0f38.w0 15 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 300 001(15) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVUSQD, 2, {YMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40216, 543, 6392},
    /*   3 : VPMOVUSQD mem64|mask,xmmreg [mr:hvm:   evex.128.f3.0f38.w0 15 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 314 001(15) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVUSQD, 2, {MEMORY|BITS64,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+40225, 542, 6393},
    /*   4 : VPMOVUSQD mem128|mask,ymmreg [mr:hvm:   evex.256.f3.0f38.w0 15 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 314 001(15) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVUSQD, 2, {MEMORY|BITS128,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+40234, 542, 6394},
    /*   5 : VPMOVUSQD mem256|mask,zmmreg [mr:hvm:   evex.512.f3.0f38.w0 15 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 314 001(15) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVUSQD, 2, {MEMORY|BITS256,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+40243, 543, 6395},
};

static const struct itemplate instrux_VPMOVUSQW[6] = {
    /*   0 : VPMOVUSQW xmmreg|mask|z,xmmreg [mr:       evex.128.f3.0f38.w0 14 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 300 001(14) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVUSQW, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40252, 542, 6396},
    /*   1 : VPMOVUSQW xmmreg|mask|z,ymmreg [mr:       evex.256.f3.0f38.w0 14 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 300 001(14) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVUSQW, 2, {XMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40261, 542, 6397},
    /*   2 : VPMOVUSQW xmmreg|mask|z,zmmreg [mr:       evex.512.f3.0f38.w0 14 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 300 001(14) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVUSQW, 2, {XMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40270, 543, 6398},
    /*   3 : VPMOVUSQW mem32|mask,xmmreg [mr:qvm:   evex.128.f3.0f38.w0 14 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 08) 315 001(14) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVUSQW, 2, {MEMORY|BITS32,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+40279, 542, 6399},
    /*   4 : VPMOVUSQW mem64|mask,ymmreg [mr:qvm:   evex.256.f3.0f38.w0 14 /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7e 28) 315 001(14) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPMOVUSQW, 2, {MEMORY|BITS64,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+40288, 542, 6400},
    /*   5 : VPMOVUSQW mem128|mask,zmmreg [mr:qvm:   evex.512.f3.0f38.w0 14 /r         ] AVX512,FUTURE */
        /* 250(f2 7e 48) 315 001(14) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPMOVUSQW, 2, {MEMORY|BITS128,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+40297, 543, 6401},
};

static const struct itemplate instrux_VPMOVUSWB[6] = {
    /*   0 : VPMOVUSWB xmmreg|mask|z,xmmreg [mr:       evex.128.f3.0f38.w0 10 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7e 08) 300 001(10) 101 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVUSWB, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40306, 548, 6402},
    /*   1 : VPMOVUSWB xmmreg|mask|z,ymmreg [mr:       evex.256.f3.0f38.w0 10 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7e 28) 300 001(10) 101 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVUSWB, 2, {XMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40315, 548, 6403},
    /*   2 : VPMOVUSWB ymmreg|mask|z,zmmreg [mr:       evex.512.f3.0f38.w0 10 /r         ] AVX512BW,FUTURE */
        /* 250(f2 7e 48) 300 001(10) 101 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMOVUSWB, 2, {YMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40324, 549, 6404},
    /*   3 : VPMOVUSWB mem64|mask,xmmreg [mr:hvm:   evex.128.f3.0f38.w0 10 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7e 08) 314 001(10) 101 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVUSWB, 2, {MEMORY|BITS64,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+40333, 548, 6405},
    /*   4 : VPMOVUSWB mem128|mask,ymmreg [mr:hvm:   evex.256.f3.0f38.w0 10 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7e 28) 314 001(10) 101 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVUSWB, 2, {MEMORY|BITS128,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+40342, 548, 6406},
    /*   5 : VPMOVUSWB mem256|mask,zmmreg [mr:hvm:   evex.512.f3.0f38.w0 10 /r         ] AVX512BW,FUTURE */
        /* 250(f2 7e 48) 314 001(10) 101 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMOVUSWB, 2, {MEMORY|BITS256,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+40351, 549, 6407},
};

static const struct itemplate instrux_VPMOVW2M[3] = {
    /*   0 : VPMOVW2M kreg,xmmreg [rm:       evex.128.f3.0f38.w1 29 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 fe 08) 300 001(29) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVW2M, 2, {OPMASKREG,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+40360, 548, 6408},
    /*   1 : VPMOVW2M kreg,ymmreg [rm:       evex.256.f3.0f38.w1 29 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 fe 28) 300 001(29) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVW2M, 2, {OPMASKREG,YMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+40369, 548, 6409},
    /*   2 : VPMOVW2M kreg,zmmreg [rm:       evex.512.f3.0f38.w1 29 /r         ] AVX512BW,FUTURE */
        /* 250(f2 fe 48) 300 001(29) 110 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMOVW2M, 2, {OPMASKREG,ZMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+40378, 549, 6410},
};

static const struct itemplate instrux_VPMOVWB[6] = {
    /*   0 : VPMOVWB xmmreg|mask|z,xmmreg [mr:       evex.128.f3.0f38.w0 30 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7e 08) 300 001(30) 101 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVWB, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40387, 548, 6411},
    /*   1 : VPMOVWB xmmreg|mask|z,ymmreg [mr:       evex.256.f3.0f38.w0 30 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7e 28) 300 001(30) 101 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVWB, 2, {XMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40396, 548, 6412},
    /*   2 : VPMOVWB ymmreg|mask|z,zmmreg [mr:       evex.512.f3.0f38.w0 30 /r         ] AVX512BW,FUTURE */
        /* 250(f2 7e 48) 300 001(30) 101 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMOVWB, 2, {YMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+40405, 549, 6413},
    /*   3 : VPMOVWB mem64|mask,xmmreg [mr:hvm:   evex.128.f3.0f38.w0 30 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7e 08) 314 001(30) 101 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVWB, 2, {MEMORY|BITS64,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+40414, 548, 6414},
    /*   4 : VPMOVWB mem128|mask,ymmreg [mr:hvm:   evex.256.f3.0f38.w0 30 /r         ] AVX512VL,AVX512BW,FUTURE */
        /* 250(f2 7e 28) 314 001(30) 101 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPMOVWB, 2, {MEMORY|BITS128,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+40423, 548, 6415},
    /*   5 : VPMOVWB mem256|mask,zmmreg [mr:hvm:   evex.512.f3.0f38.w0 30 /r         ] AVX512BW,FUTURE */
        /* 250(f2 7e 48) 314 001(30) 101 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPMOVWB, 2, {MEMORY|BITS256,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+40432, 549, 6416},
};

static const struct itemplate instrux_VPMULLQ[6] = {
    /*   0 : VPMULLQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 40 /r     ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f2 fd 08) 301 001(40) 120 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VPMULLQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+40873, 545, 6450},
    /*   1 : VPMULLQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f38.w1 40 /r     ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f2 fd 08) 301 001(40) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VPMULLQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+40882, 545, 6450},
    /*   2 : VPMULLQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 40 /r     ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f2 fd 28) 301 001(40) 120 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VPMULLQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+40891, 545, 6451},
    /*   3 : VPMULLQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f38.w1 40 /r     ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f2 fd 28) 301 001(40) 110 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VPMULLQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+40900, 545, 6451},
    /*   4 : VPMULLQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 40 /r     ] AVX512DQ,FUTURE */
        /* 241(f2 fd 48) 301 001(40) 120 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VPMULLQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+40909, 546, 6452},
    /*   5 : VPMULLQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f38.w1 40 /r     ] ND,AVX512DQ,FUTURE */
        /* 240(f2 fd 48) 301 001(40) 110 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VPMULLQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+40918, 546, 6452},
};

static const struct itemplate instrux_VPMULTISHIFTQB[6] = {
    /*   0 : VPMULTISHIFTQB xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 83 /r     ] AVX512VL,AVX512VBMI,FUTURE */
        /* 241(f2 fd 08) 301 001(83) 120 : EVEX,PROT,AVX512VL,AVX512VBMI,FUTURE */
        {I_VPMULTISHIFTQB, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+40981, 558, 6456},
    /*   1 : VPMULTISHIFTQB xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f38.w1 83 /r     ] ND,AVX512VL,AVX512VBMI,FUTURE */
        /* 240(f2 fd 08) 301 001(83) 110 : EVEX,PROT,AVX512VL,AVX512VBMI,FUTURE */
        {I_VPMULTISHIFTQB, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+40990, 558, 6456},
    /*   2 : VPMULTISHIFTQB ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 83 /r     ] AVX512VL,AVX512VBMI,FUTURE */
        /* 241(f2 fd 28) 301 001(83) 120 : EVEX,PROT,AVX512VL,AVX512VBMI,FUTURE */
        {I_VPMULTISHIFTQB, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+40999, 558, 6457},
    /*   3 : VPMULTISHIFTQB ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f38.w1 83 /r     ] ND,AVX512VL,AVX512VBMI,FUTURE */
        /* 240(f2 fd 28) 301 001(83) 110 : EVEX,PROT,AVX512VL,AVX512VBMI,FUTURE */
        {I_VPMULTISHIFTQB, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+41008, 558, 6457},
    /*   4 : VPMULTISHIFTQB zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 83 /r     ] AVX512VBMI,FUTURE */
        /* 241(f2 fd 48) 301 001(83) 120 : EVEX,PROT,AVX512VBMI,FUTURE */
        {I_VPMULTISHIFTQB, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+41017, 559, 6458},
    /*   5 : VPMULTISHIFTQB zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f38.w1 83 /r     ] ND,AVX512VBMI,FUTURE */
        /* 240(f2 fd 48) 301 001(83) 110 : EVEX,PROT,AVX512VBMI,FUTURE */
        {I_VPMULTISHIFTQB, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+41026, 559, 6458},
};

static const struct itemplate instrux_VPORD[6] = {
    /*   0 : VPORD xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f.w0 eb /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 08) 301 001(eb) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPORD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+41089, 542, 6462},
    /*   1 : VPORD xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f.w0 eb /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 08) 301 001(eb) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPORD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+41098, 542, 6462},
    /*   2 : VPORD ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f.w0 eb /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 28) 301 001(eb) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPORD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+41107, 542, 6463},
    /*   3 : VPORD ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f.w0 eb /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 28) 301 001(eb) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPORD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+41116, 542, 6463},
    /*   4 : VPORD zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f.w0 eb /r       ] AVX512,FUTURE */
        /* 241(f1 7d 48) 301 001(eb) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPORD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+41125, 543, 6464},
    /*   5 : VPORD zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f.w0 eb /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7d 48) 301 001(eb) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPORD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+41134, 543, 6464},
};

static const struct itemplate instrux_VPORQ[6] = {
    /*   0 : VPORQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f.w1 eb /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(eb) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPORQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+41143, 542, 6465},
    /*   1 : VPORQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f.w1 eb /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(eb) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPORQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+41152, 542, 6465},
    /*   2 : VPORQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f.w1 eb /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(eb) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPORQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+41161, 542, 6466},
    /*   3 : VPORQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f.w1 eb /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(eb) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPORQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+41170, 542, 6466},
    /*   4 : VPORQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f.w1 eb /r       ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(eb) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPORQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+41179, 543, 6467},
    /*   5 : VPORQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f.w1 eb /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(eb) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPORQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+41188, 543, 6467},
};

static const struct itemplate instrux_VPROLD[6] = {
    /*   0 : VPROLD xmmreg|mask|z,xmmrm128|b32*,imm8 [vmi:fv:   evex.nds.128.66.0f.w0 72 /1 ib    ] AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 08) 301 001(72) 211 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPROLD, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+20103, 542, 6468},
    /*   1 : VPROLD xmmreg|mask|z,imm8 [v+mi:fv:   evex.nds.128.66.0f.w0 72 /1 ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 08) 301 001(72) 201 021 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPROLD, 2, {XMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20113, 542, 6468},
    /*   2 : VPROLD ymmreg|mask|z,ymmrm256|b32*,imm8 [vmi:fv:   evex.nds.256.66.0f.w0 72 /1 ib    ] AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 28) 301 001(72) 211 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPROLD, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+20123, 542, 6469},
    /*   3 : VPROLD ymmreg|mask|z,imm8 [v+mi:fv:   evex.nds.256.66.0f.w0 72 /1 ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 28) 301 001(72) 201 021 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPROLD, 2, {YMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20133, 542, 6469},
    /*   4 : VPROLD zmmreg|mask|z,zmmrm512|b32*,imm8 [vmi:fv:   evex.nds.512.66.0f.w0 72 /1 ib    ] AVX512,FUTURE */
        /* 240(f1 7d 48) 301 001(72) 211 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VPROLD, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+20143, 543, 6470},
    /*   5 : VPROLD zmmreg|mask|z,imm8 [v+mi:fv:   evex.nds.512.66.0f.w0 72 /1 ib    ] ND,AVX512,FUTURE */
        /* 240(f1 7d 48) 301 001(72) 201 021 : EVEX,PROT,AVX512,FUTURE */
        {I_VPROLD, 2, {ZMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20153, 543, 6470},
};

static const struct itemplate instrux_VPROLQ[6] = {
    /*   0 : VPROLQ xmmreg|mask|z,xmmrm128|b64*,imm8 [vmi:fv:   evex.nds.128.66.0f.w1 72 /1 ib    ] AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(72) 211 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPROLQ, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+20163, 542, 6471},
    /*   1 : VPROLQ xmmreg|mask|z,imm8 [v+mi:fv:   evex.nds.128.66.0f.w1 72 /1 ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(72) 201 021 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPROLQ, 2, {XMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20173, 542, 6471},
    /*   2 : VPROLQ ymmreg|mask|z,ymmrm256|b64*,imm8 [vmi:fv:   evex.nds.256.66.0f.w1 72 /1 ib    ] AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(72) 211 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPROLQ, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+20183, 542, 6472},
    /*   3 : VPROLQ ymmreg|mask|z,imm8 [v+mi:fv:   evex.nds.256.66.0f.w1 72 /1 ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(72) 201 021 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPROLQ, 2, {YMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20193, 542, 6472},
    /*   4 : VPROLQ zmmreg|mask|z,zmmrm512|b64*,imm8 [vmi:fv:   evex.nds.512.66.0f.w1 72 /1 ib    ] AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(72) 211 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VPROLQ, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+20203, 543, 6473},
    /*   5 : VPROLQ zmmreg|mask|z,imm8 [v+mi:fv:   evex.nds.512.66.0f.w1 72 /1 ib    ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(72) 201 021 : EVEX,PROT,AVX512,FUTURE */
        {I_VPROLQ, 2, {ZMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20213, 543, 6473},
};

static const struct itemplate instrux_VPROLVD[6] = {
    /*   0 : VPROLVD xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 15 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(15) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPROLVD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+41197, 542, 6474},
    /*   1 : VPROLVD xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f38.w0 15 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 08) 301 001(15) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPROLVD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+41206, 542, 6474},
    /*   2 : VPROLVD ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 15 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(15) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPROLVD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+41215, 542, 6475},
    /*   3 : VPROLVD ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f38.w0 15 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 28) 301 001(15) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPROLVD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+41224, 542, 6475},
    /*   4 : VPROLVD zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f38.w0 15 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(15) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPROLVD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+41233, 543, 6476},
    /*   5 : VPROLVD zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f38.w0 15 /r     ] ND,AVX512,FUTURE */
        /* 240(f2 7d 48) 301 001(15) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPROLVD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+41242, 543, 6476},
};

static const struct itemplate instrux_VPROLVQ[6] = {
    /*   0 : VPROLVQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 15 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(15) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPROLVQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+41251, 542, 6477},
    /*   1 : VPROLVQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f38.w1 15 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 08) 301 001(15) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPROLVQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+41260, 542, 6477},
    /*   2 : VPROLVQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 15 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(15) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPROLVQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+41269, 542, 6478},
    /*   3 : VPROLVQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f38.w1 15 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 28) 301 001(15) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPROLVQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+41278, 542, 6478},
    /*   4 : VPROLVQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 15 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(15) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPROLVQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+41287, 543, 6479},
    /*   5 : VPROLVQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f38.w1 15 /r     ] ND,AVX512,FUTURE */
        /* 240(f2 fd 48) 301 001(15) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPROLVQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+41296, 543, 6479},
};

static const struct itemplate instrux_VPRORD[6] = {
    /*   0 : VPRORD xmmreg|mask|z,xmmrm128|b32*,imm8 [vmi:fv:   evex.nds.128.66.0f.w0 72 /0 ib    ] AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 08) 301 001(72) 210 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPRORD, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+20223, 542, 6480},
    /*   1 : VPRORD xmmreg|mask|z,imm8 [v+mi:fv:   evex.nds.128.66.0f.w0 72 /0 ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 08) 301 001(72) 200 021 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPRORD, 2, {XMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20233, 542, 6480},
    /*   2 : VPRORD ymmreg|mask|z,ymmrm256|b32*,imm8 [vmi:fv:   evex.nds.256.66.0f.w0 72 /0 ib    ] AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 28) 301 001(72) 210 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPRORD, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+20243, 542, 6481},
    /*   3 : VPRORD ymmreg|mask|z,imm8 [v+mi:fv:   evex.nds.256.66.0f.w0 72 /0 ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 28) 301 001(72) 200 021 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPRORD, 2, {YMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20253, 542, 6481},
    /*   4 : VPRORD zmmreg|mask|z,zmmrm512|b32*,imm8 [vmi:fv:   evex.nds.512.66.0f.w0 72 /0 ib    ] AVX512,FUTURE */
        /* 240(f1 7d 48) 301 001(72) 210 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VPRORD, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+20263, 543, 6482},
    /*   5 : VPRORD zmmreg|mask|z,imm8 [v+mi:fv:   evex.nds.512.66.0f.w0 72 /0 ib    ] ND,AVX512,FUTURE */
        /* 240(f1 7d 48) 301 001(72) 200 021 : EVEX,PROT,AVX512,FUTURE */
        {I_VPRORD, 2, {ZMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20273, 543, 6482},
};

static const struct itemplate instrux_VPRORQ[6] = {
    /*   0 : VPRORQ xmmreg|mask|z,xmmrm128|b64*,imm8 [vmi:fv:   evex.nds.128.66.0f.w1 72 /0 ib    ] AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(72) 210 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPRORQ, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+20283, 542, 6483},
    /*   1 : VPRORQ xmmreg|mask|z,imm8 [v+mi:fv:   evex.nds.128.66.0f.w1 72 /0 ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(72) 200 021 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPRORQ, 2, {XMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20293, 542, 6483},
    /*   2 : VPRORQ ymmreg|mask|z,ymmrm256|b64*,imm8 [vmi:fv:   evex.nds.256.66.0f.w1 72 /0 ib    ] AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(72) 210 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPRORQ, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+20303, 542, 6484},
    /*   3 : VPRORQ ymmreg|mask|z,imm8 [v+mi:fv:   evex.nds.256.66.0f.w1 72 /0 ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(72) 200 021 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPRORQ, 2, {YMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20313, 542, 6484},
    /*   4 : VPRORQ zmmreg|mask|z,zmmrm512|b64*,imm8 [vmi:fv:   evex.nds.512.66.0f.w1 72 /0 ib    ] AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(72) 210 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VPRORQ, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+20323, 543, 6485},
    /*   5 : VPRORQ zmmreg|mask|z,imm8 [v+mi:fv:   evex.nds.512.66.0f.w1 72 /0 ib    ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(72) 200 021 : EVEX,PROT,AVX512,FUTURE */
        {I_VPRORQ, 2, {ZMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20333, 543, 6485},
};

static const struct itemplate instrux_VPRORVD[6] = {
    /*   0 : VPRORVD xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 14 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(14) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPRORVD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+41305, 542, 6486},
    /*   1 : VPRORVD xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f38.w0 14 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 08) 301 001(14) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPRORVD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+41314, 542, 6486},
    /*   2 : VPRORVD ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 14 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(14) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPRORVD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+41323, 542, 6487},
    /*   3 : VPRORVD ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f38.w0 14 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 28) 301 001(14) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPRORVD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+41332, 542, 6487},
    /*   4 : VPRORVD zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f38.w0 14 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(14) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPRORVD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+41341, 543, 6488},
    /*   5 : VPRORVD zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f38.w0 14 /r     ] ND,AVX512,FUTURE */
        /* 240(f2 7d 48) 301 001(14) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPRORVD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+41350, 543, 6488},
};

static const struct itemplate instrux_VPRORVQ[6] = {
    /*   0 : VPRORVQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 14 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(14) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPRORVQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+41359, 542, 6489},
    /*   1 : VPRORVQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f38.w1 14 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 08) 301 001(14) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPRORVQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+41368, 542, 6489},
    /*   2 : VPRORVQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 14 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(14) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPRORVQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+41377, 542, 6490},
    /*   3 : VPRORVQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f38.w1 14 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 28) 301 001(14) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPRORVQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+41386, 542, 6490},
    /*   4 : VPRORVQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 14 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(14) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPRORVQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+41395, 543, 6491},
    /*   5 : VPRORVQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f38.w1 14 /r     ] ND,AVX512,FUTURE */
        /* 240(f2 fd 48) 301 001(14) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPRORVQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+41404, 543, 6491},
};

static const struct itemplate instrux_VPSCATTERDD[3] = {
    /*   0 : VPSCATTERDD xmem32|mask,xmmreg [mr:t1s:   vsibx evex.128.66.0f38.w0 a0 /r   ] AVX512,AVX512VL,FUTURE */
        /* 374 250(f2 7d 08) 306 001(a0) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSCATTERDD, 2, {XMEM|BITS32,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+20343, 542, 6495},
    /*   1 : VPSCATTERDD ymem32|mask,ymmreg [mr:t1s:   vsiby evex.256.66.0f38.w0 a0 /r   ] AVX512,AVX512VL,FUTURE */
        /* 375 250(f2 7d 28) 306 001(a0) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSCATTERDD, 2, {YMEM|BITS32,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+20353, 542, 6496},
    /*   2 : VPSCATTERDD zmem32|mask,zmmreg [mr:t1s:   vsibz evex.512.66.0f38.w0 a0 /r   ] AVX512,FUTURE */
        /* 376 250(f2 7d 48) 306 001(a0) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSCATTERDD, 2, {ZMEM|BITS32,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+20363, 543, 6497},
};

static const struct itemplate instrux_VPSCATTERDQ[3] = {
    /*   0 : VPSCATTERDQ xmem64|mask,xmmreg [mr:t1s:   vsibx evex.128.66.0f38.w1 a0 /r   ] AVX512,AVX512VL,FUTURE */
        /* 374 250(f2 fd 08) 306 001(a0) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSCATTERDQ, 2, {XMEM|BITS64,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+20373, 542, 6498},
    /*   1 : VPSCATTERDQ xmem64|mask,ymmreg [mr:t1s:   vsibx evex.256.66.0f38.w1 a0 /r   ] AVX512,AVX512VL,FUTURE */
        /* 374 250(f2 fd 28) 306 001(a0) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSCATTERDQ, 2, {XMEM|BITS64,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+20383, 542, 6499},
    /*   2 : VPSCATTERDQ ymem64|mask,zmmreg [mr:t1s:   vsiby evex.512.66.0f38.w1 a0 /r   ] AVX512,FUTURE */
        /* 375 250(f2 fd 48) 306 001(a0) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSCATTERDQ, 2, {YMEM|BITS64,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+20393, 543, 6500},
};

static const struct itemplate instrux_VPSCATTERQD[3] = {
    /*   0 : VPSCATTERQD xmem32|mask,xmmreg [mr:t1s:   vsibx evex.128.66.0f38.w0 a1 /r   ] AVX512,AVX512VL,FUTURE */
        /* 374 250(f2 7d 08) 306 001(a1) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSCATTERQD, 2, {XMEM|BITS32,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+20403, 542, 6501},
    /*   1 : VPSCATTERQD ymem32|mask,xmmreg [mr:t1s:   vsiby evex.256.66.0f38.w0 a1 /r   ] AVX512,AVX512VL,FUTURE */
        /* 375 250(f2 7d 28) 306 001(a1) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSCATTERQD, 2, {YMEM|BITS32,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+20413, 542, 6502},
    /*   2 : VPSCATTERQD zmem32|mask,ymmreg [mr:t1s:   vsibz evex.512.66.0f38.w0 a1 /r   ] AVX512,FUTURE */
        /* 376 250(f2 7d 48) 306 001(a1) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSCATTERQD, 2, {ZMEM|BITS32,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+20423, 543, 6503},
};

static const struct itemplate instrux_VPSCATTERQQ[3] = {
    /*   0 : VPSCATTERQQ xmem64|mask,xmmreg [mr:t1s:   vsibx evex.128.66.0f38.w1 a1 /r   ] AVX512,AVX512VL,FUTURE */
        /* 374 250(f2 fd 08) 306 001(a1) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSCATTERQQ, 2, {XMEM|BITS64,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+20433, 542, 6504},
    /*   1 : VPSCATTERQQ ymem64|mask,ymmreg [mr:t1s:   vsiby evex.256.66.0f38.w1 a1 /r   ] AVX512,AVX512VL,FUTURE */
        /* 375 250(f2 fd 28) 306 001(a1) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSCATTERQQ, 2, {YMEM|BITS64,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+20443, 542, 6505},
    /*   2 : VPSCATTERQQ zmem64|mask,zmmreg [mr:t1s:   vsibz evex.512.66.0f38.w1 a1 /r   ] AVX512,FUTURE */
        /* 376 250(f2 fd 48) 306 001(a1) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSCATTERQQ, 2, {ZMEM|BITS64,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+20453, 543, 6506},
};

static const struct itemplate instrux_VPSLLVW[6] = {
    /*   0 : VPSLLVW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.w1 12 /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 fd 08) 303 001(12) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSLLVW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41737, 548, 6540},
    /*   1 : VPSLLVW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f38.w1 12 /r     ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 fd 08) 303 001(12) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSLLVW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41746, 548, 6540},
    /*   2 : VPSLLVW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.w1 12 /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 fd 28) 303 001(12) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSLLVW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41755, 548, 6541},
    /*   3 : VPSLLVW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f38.w1 12 /r     ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 fd 28) 303 001(12) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSLLVW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41764, 548, 6541},
    /*   4 : VPSLLVW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.w1 12 /r     ] AVX512BW,FUTURE */
        /* 241(f2 fd 48) 303 001(12) 120 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSLLVW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41773, 549, 6542},
    /*   5 : VPSLLVW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f38.w1 12 /r     ] ND,AVX512BW,FUTURE */
        /* 240(f2 fd 48) 303 001(12) 110 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSLLVW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41782, 549, 6542},
};

static const struct itemplate instrux_VPSRAQ[12] = {
    /*   0 : VPSRAQ xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:m128: evex.nds.128.66.0f.w1 e2 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 317 001(e2) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41899, 542, 6555},
    /*   1 : VPSRAQ xmmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.128.66.0f.w1 e2 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 317 001(e2) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41908, 542, 6555},
    /*   2 : VPSRAQ ymmreg|mask|z,ymmreg*,xmmrm128 [rvm:m128: evex.nds.256.66.0f.w1 e2 /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 317 001(e2) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAQ, 3, {YMMREG,YMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41917, 542, 6556},
    /*   3 : VPSRAQ ymmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.256.66.0f.w1 e2 /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 317 001(e2) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAQ, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41926, 542, 6556},
    /*   4 : VPSRAQ zmmreg|mask|z,zmmreg*,xmmrm128 [rvm:m128: evex.nds.512.66.0f.w1 e2 /r       ] AVX512,FUTURE */
        /* 241(f1 fd 48) 317 001(e2) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRAQ, 3, {ZMMREG,ZMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41935, 543, 6557},
    /*   5 : VPSRAQ zmmreg|mask|z,xmmrm128 [r+vm:m128: evex.nds.512.66.0f.w1 e2 /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 317 001(e2) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRAQ, 2, {ZMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+41944, 543, 6557},
    /*   6 : VPSRAQ xmmreg|mask|z,xmmrm128|b64*,imm8 [vmi:fv:   evex.nds.128.66.0f.w1 72 /4 ib    ] AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(72) 214 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAQ, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+20853, 542, 6558},
    /*   7 : VPSRAQ xmmreg|mask|z,imm8 [v+mi:fv:   evex.nds.128.66.0f.w1 72 /4 ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(72) 204 021 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAQ, 2, {XMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20863, 542, 6558},
    /*   8 : VPSRAQ ymmreg|mask|z,ymmrm256|b64*,imm8 [vmi:fv:   evex.nds.256.66.0f.w1 72 /4 ib    ] AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(72) 214 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAQ, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+20873, 542, 6559},
    /*   9 : VPSRAQ ymmreg|mask|z,imm8 [v+mi:fv:   evex.nds.256.66.0f.w1 72 /4 ib    ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(72) 204 021 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAQ, 2, {YMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20883, 542, 6559},
    /*  10 : VPSRAQ zmmreg|mask|z,zmmrm512|b64*,imm8 [vmi:fv:   evex.nds.512.66.0f.w1 72 /4 ib    ] AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(72) 214 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRAQ, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+20893, 543, 6560},
    /*  11 : VPSRAQ zmmreg|mask|z,imm8 [v+mi:fv:   evex.nds.512.66.0f.w1 72 /4 ib    ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(72) 204 021 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRAQ, 2, {ZMMREG,IMM_NORMAL|BITS8,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+20903, 543, 6560},
};

static const struct itemplate instrux_VPSRAVQ[6] = {
    /*   0 : VPSRAVQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 46 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(46) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAVQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+42007, 542, 6564},
    /*   1 : VPSRAVQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f38.w1 46 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 08) 301 001(46) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAVQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+42016, 542, 6564},
    /*   2 : VPSRAVQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 46 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(46) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAVQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+42025, 542, 6565},
    /*   3 : VPSRAVQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f38.w1 46 /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 28) 301 001(46) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPSRAVQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+42034, 542, 6565},
    /*   4 : VPSRAVQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 46 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(46) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRAVQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+42043, 543, 6566},
    /*   5 : VPSRAVQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f38.w1 46 /r     ] ND,AVX512,FUTURE */
        /* 240(f2 fd 48) 301 001(46) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPSRAVQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+42052, 543, 6566},
};

static const struct itemplate instrux_VPSRAVW[6] = {
    /*   0 : VPSRAVW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.w1 11 /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 fd 08) 303 001(11) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRAVW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42061, 548, 6567},
    /*   1 : VPSRAVW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f38.w1 11 /r     ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 fd 08) 303 001(11) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRAVW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42070, 548, 6567},
    /*   2 : VPSRAVW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.w1 11 /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 fd 28) 303 001(11) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRAVW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42079, 548, 6568},
    /*   3 : VPSRAVW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f38.w1 11 /r     ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 fd 28) 303 001(11) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRAVW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42088, 548, 6568},
    /*   4 : VPSRAVW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.w1 11 /r     ] AVX512BW,FUTURE */
        /* 241(f2 fd 48) 303 001(11) 120 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSRAVW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42097, 549, 6569},
    /*   5 : VPSRAVW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f38.w1 11 /r     ] ND,AVX512BW,FUTURE */
        /* 240(f2 fd 48) 303 001(11) 110 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSRAVW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42106, 549, 6569},
};

static const struct itemplate instrux_VPSRLVW[6] = {
    /*   0 : VPSRLVW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.w1 10 /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 fd 08) 303 001(10) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRLVW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42385, 548, 6597},
    /*   1 : VPSRLVW xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f38.w1 10 /r     ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 fd 08) 303 001(10) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRLVW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42394, 548, 6597},
    /*   2 : VPSRLVW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.w1 10 /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 fd 28) 303 001(10) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRLVW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42403, 548, 6598},
    /*   3 : VPSRLVW ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f38.w1 10 /r     ] ND,AVX512VL,AVX512BW,FUTURE */
        /* 240(f2 fd 28) 303 001(10) 110 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPSRLVW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42412, 548, 6598},
    /*   4 : VPSRLVW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.w1 10 /r     ] AVX512BW,FUTURE */
        /* 241(f2 fd 48) 303 001(10) 120 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSRLVW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42421, 549, 6599},
    /*   5 : VPSRLVW zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f38.w1 10 /r     ] ND,AVX512BW,FUTURE */
        /* 240(f2 fd 48) 303 001(10) 110 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPSRLVW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+42430, 549, 6599},
};

static const struct itemplate instrux_VPTERNLOGD[3] = {
    /*   0 : VPTERNLOGD xmmreg|mask|z,xmmreg,xmmrm128|b32,imm8 [rvmi:fv:  evex.nds.128.66.0f3a.w0 25 /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 08) 301 001(25) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPTERNLOGD, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+21213, 542, 6630},
    /*   1 : VPTERNLOGD ymmreg|mask|z,ymmreg,ymmrm256|b32,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w0 25 /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(25) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPTERNLOGD, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+21223, 542, 6631},
    /*   2 : VPTERNLOGD zmmreg|mask|z,zmmreg,zmmrm512|b32,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w0 25 /r ib  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(25) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VPTERNLOGD, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+21233, 543, 6632},
};

static const struct itemplate instrux_VPTERNLOGQ[3] = {
    /*   0 : VPTERNLOGQ xmmreg|mask|z,xmmreg,xmmrm128|b64,imm8 [rvmi:fv:  evex.nds.128.66.0f3a.w1 25 /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 08) 301 001(25) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPTERNLOGQ, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+21243, 542, 6633},
    /*   1 : VPTERNLOGQ ymmreg|mask|z,ymmreg,ymmrm256|b64,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w1 25 /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(25) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPTERNLOGQ, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+21253, 542, 6634},
    /*   2 : VPTERNLOGQ zmmreg|mask|z,zmmreg,zmmrm512|b64,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w1 25 /r ib  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(25) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VPTERNLOGQ, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+21263, 543, 6635},
};

static const struct itemplate instrux_VPTESTMB[3] = {
    /*   0 : VPTESTMB kreg|mask,xmmreg,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.w0 26 /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7d 08) 303 001(26) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPTESTMB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+42925, 548, 6636},
    /*   1 : VPTESTMB kreg|mask,ymmreg,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.w0 26 /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7d 28) 303 001(26) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPTESTMB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+42934, 548, 6637},
    /*   2 : VPTESTMB kreg|mask,zmmreg,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.w0 26 /r     ] AVX512BW,FUTURE */
        /* 241(f2 7d 48) 303 001(26) 120 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPTESTMB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+42943, 549, 6638},
};

static const struct itemplate instrux_VPTESTMD[3] = {
    /*   0 : VPTESTMD kreg|mask,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 27 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(27) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPTESTMD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+42952, 542, 6639},
    /*   1 : VPTESTMD kreg|mask,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 27 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(27) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPTESTMD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+42961, 542, 6640},
    /*   2 : VPTESTMD kreg|mask,zmmreg,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f38.w0 27 /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(27) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPTESTMD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+42970, 543, 6641},
};

static const struct itemplate instrux_VPTESTMQ[3] = {
    /*   0 : VPTESTMQ kreg|mask,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 27 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(27) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPTESTMQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+42979, 542, 6642},
    /*   1 : VPTESTMQ kreg|mask,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 27 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(27) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPTESTMQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+42988, 542, 6643},
    /*   2 : VPTESTMQ kreg|mask,zmmreg,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f38.w1 27 /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(27) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPTESTMQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+42997, 543, 6644},
};

static const struct itemplate instrux_VPTESTMW[3] = {
    /*   0 : VPTESTMW kreg|mask,xmmreg,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.w1 26 /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 fd 08) 303 001(26) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPTESTMW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+43006, 548, 6645},
    /*   1 : VPTESTMW kreg|mask,ymmreg,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.w1 26 /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 fd 28) 303 001(26) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPTESTMW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+43015, 548, 6646},
    /*   2 : VPTESTMW kreg|mask,zmmreg,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.w1 26 /r     ] AVX512BW,FUTURE */
        /* 241(f2 fd 48) 303 001(26) 120 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPTESTMW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+43024, 549, 6647},
};

static const struct itemplate instrux_VPTESTNMB[3] = {
    /*   0 : VPTESTNMB kreg|mask,xmmreg,xmmrm128 [rvm:fvm:  evex.nds.128.f3.0f38.w0 26 /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7e 08) 303 001(26) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPTESTNMB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+43033, 548, 6648},
    /*   1 : VPTESTNMB kreg|mask,ymmreg,ymmrm256 [rvm:fvm:  evex.nds.256.f3.0f38.w0 26 /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 7e 28) 303 001(26) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPTESTNMB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+43042, 548, 6649},
    /*   2 : VPTESTNMB kreg|mask,zmmreg,zmmrm512 [rvm:fvm:  evex.nds.512.f3.0f38.w0 26 /r     ] AVX512BW,FUTURE */
        /* 241(f2 7e 48) 303 001(26) 120 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPTESTNMB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+43051, 549, 6650},
};

static const struct itemplate instrux_VPTESTNMD[3] = {
    /*   0 : VPTESTNMD kreg|mask,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.f3.0f38.w0 27 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7e 08) 301 001(27) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPTESTNMD, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+43060, 542, 6651},
    /*   1 : VPTESTNMD kreg|mask,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.f3.0f38.w0 27 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7e 28) 301 001(27) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPTESTNMD, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+43069, 542, 6652},
    /*   2 : VPTESTNMD kreg|mask,zmmreg,zmmrm512|b32 [rvm:fv:   evex.nds.512.f3.0f38.w0 27 /r     ] AVX512,FUTURE */
        /* 241(f2 7e 48) 301 001(27) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPTESTNMD, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B32,0,0}, nasm_bytecodes+43078, 543, 6653},
};

static const struct itemplate instrux_VPTESTNMQ[3] = {
    /*   0 : VPTESTNMQ kreg|mask,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.f3.0f38.w1 27 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fe 08) 301 001(27) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPTESTNMQ, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+43087, 542, 6654},
    /*   1 : VPTESTNMQ kreg|mask,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.f3.0f38.w1 27 /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fe 28) 301 001(27) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPTESTNMQ, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+43096, 542, 6655},
    /*   2 : VPTESTNMQ kreg|mask,zmmreg,zmmrm512|b64 [rvm:fv:   evex.nds.512.f3.0f38.w1 27 /r     ] AVX512,FUTURE */
        /* 241(f2 fe 48) 301 001(27) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPTESTNMQ, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,B64,0,0}, nasm_bytecodes+43105, 543, 6656},
};

static const struct itemplate instrux_VPTESTNMW[3] = {
    /*   0 : VPTESTNMW kreg|mask,xmmreg,xmmrm128 [rvm:fvm:  evex.nds.128.f3.0f38.w1 26 /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 fe 08) 303 001(26) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPTESTNMW, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+43114, 548, 6657},
    /*   1 : VPTESTNMW kreg|mask,ymmreg,ymmrm256 [rvm:fvm:  evex.nds.256.f3.0f38.w1 26 /r     ] AVX512VL,AVX512BW,FUTURE */
        /* 241(f2 fe 28) 303 001(26) 120 : EVEX,PROT,AVX512VL,AVX512BW,FUTURE */
        {I_VPTESTNMW, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+43123, 548, 6658},
    /*   2 : VPTESTNMW kreg|mask,zmmreg,zmmrm512 [rvm:fvm:  evex.nds.512.f3.0f38.w1 26 /r     ] AVX512BW,FUTURE */
        /* 241(f2 fe 48) 303 001(26) 120 : EVEX,PROT,AVX512BW,FUTURE */
        {I_VPTESTNMW, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+43132, 549, 6659},
};

static const struct itemplate instrux_VPXORD[6] = {
    /*   0 : VPXORD xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f.w0 ef /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 08) 301 001(ef) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPXORD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+43573, 542, 6684},
    /*   1 : VPXORD xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f.w0 ef /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 08) 301 001(ef) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPXORD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+43582, 542, 6684},
    /*   2 : VPXORD ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f.w0 ef /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 7d 28) 301 001(ef) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPXORD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+43591, 542, 6685},
    /*   3 : VPXORD ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f.w0 ef /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 7d 28) 301 001(ef) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPXORD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+43600, 542, 6685},
    /*   4 : VPXORD zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.nds.512.66.0f.w0 ef /r       ] AVX512,FUTURE */
        /* 241(f1 7d 48) 301 001(ef) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPXORD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+43609, 543, 6686},
    /*   5 : VPXORD zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.nds.512.66.0f.w0 ef /r       ] ND,AVX512,FUTURE */
        /* 240(f1 7d 48) 301 001(ef) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPXORD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+43618, 543, 6686},
};

static const struct itemplate instrux_VPXORQ[6] = {
    /*   0 : VPXORQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f.w1 ef /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 08) 301 001(ef) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPXORQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+43627, 542, 6687},
    /*   1 : VPXORQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f.w1 ef /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 08) 301 001(ef) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPXORQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+43636, 542, 6687},
    /*   2 : VPXORQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f.w1 ef /r       ] AVX512,AVX512VL,FUTURE */
        /* 241(f1 fd 28) 301 001(ef) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPXORQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+43645, 542, 6688},
    /*   3 : VPXORQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f.w1 ef /r       ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f1 fd 28) 301 001(ef) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VPXORQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+43654, 542, 6688},
    /*   4 : VPXORQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:   evex.nds.512.66.0f.w1 ef /r       ] AVX512,FUTURE */
        /* 241(f1 fd 48) 301 001(ef) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VPXORQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+43663, 543, 6689},
    /*   5 : VPXORQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:   evex.nds.512.66.0f.w1 ef /r       ] ND,AVX512,FUTURE */
        /* 240(f1 fd 48) 301 001(ef) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VPXORQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+43672, 543, 6689},
};

static const struct itemplate instrux_VRANGEPD[6] = {
    /*   0 : VRANGEPD xmmreg|mask|z,xmmreg*,xmmrm128|b64,imm8 [rvmi:fv:  evex.nds.128.66.0f3a.w1 50 /r ib  ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f3 fd 08) 301 001(50) 120 023 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VRANGEPD, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+21273, 545, 6690},
    /*   1 : VRANGEPD xmmreg|mask|z,xmmrm128|b64,imm8 [r+vmi:fv:  evex.nds.128.66.0f3a.w1 50 /r ib  ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f3 fd 08) 301 001(50) 110 022 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VRANGEPD, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+21283, 545, 6690},
    /*   2 : VRANGEPD ymmreg|mask|z,ymmreg*,ymmrm256|b64,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w1 50 /r ib  ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f3 fd 28) 301 001(50) 120 023 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VRANGEPD, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+21293, 545, 6691},
    /*   3 : VRANGEPD ymmreg|mask|z,ymmrm256|b64,imm8 [r+vmi:fv:  evex.nds.256.66.0f3a.w1 50 /r ib  ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f3 fd 28) 301 001(50) 110 022 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VRANGEPD, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+21303, 545, 6691},
    /*   4 : VRANGEPD zmmreg|mask|z,zmmreg*,zmmrm512|b64|sae,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w1 50 /r ib  ] AVX512DQ,FUTURE */
        /* 241(f3 fd 48) 301 001(50) 120 023 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VRANGEPD, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64|SAE,0,0}, nasm_bytecodes+21313, 546, 6692},
    /*   5 : VRANGEPD zmmreg|mask|z,zmmrm512|b64|sae,imm8 [r+vmi:fv:  evex.nds.512.66.0f3a.w1 50 /r ib  ] ND,AVX512DQ,FUTURE */
        /* 240(f3 fd 48) 301 001(50) 110 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VRANGEPD, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64|SAE,0,0,0}, nasm_bytecodes+21323, 546, 6692},
};

static const struct itemplate instrux_VRANGEPS[6] = {
    /*   0 : VRANGEPS xmmreg|mask|z,xmmreg*,xmmrm128|b32,imm8 [rvmi:fv:  evex.nds.128.66.0f3a.w0 50 /r ib  ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f3 7d 08) 301 001(50) 120 023 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VRANGEPS, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+21333, 545, 6693},
    /*   1 : VRANGEPS xmmreg|mask|z,xmmrm128|b32,imm8 [r+vmi:fv:  evex.nds.128.66.0f3a.w0 50 /r ib  ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f3 7d 08) 301 001(50) 110 022 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VRANGEPS, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+21343, 545, 6693},
    /*   2 : VRANGEPS ymmreg|mask|z,ymmreg*,ymmrm256|b32,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w0 50 /r ib  ] AVX512VL,AVX512DQ,FUTURE */
        /* 241(f3 7d 28) 301 001(50) 120 023 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VRANGEPS, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+21353, 545, 6694},
    /*   3 : VRANGEPS ymmreg|mask|z,ymmrm256|b32,imm8 [r+vmi:fv:  evex.nds.256.66.0f3a.w0 50 /r ib  ] ND,AVX512VL,AVX512DQ,FUTURE */
        /* 240(f3 7d 28) 301 001(50) 110 022 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VRANGEPS, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+21363, 545, 6694},
    /*   4 : VRANGEPS zmmreg|mask|z,zmmreg*,zmmrm512|b32|sae,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w0 50 /r ib  ] AVX512DQ,FUTURE */
        /* 241(f3 7d 48) 301 001(50) 120 023 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VRANGEPS, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32|SAE,0,0}, nasm_bytecodes+21373, 546, 6695},
    /*   5 : VRANGEPS zmmreg|mask|z,zmmrm512|b32|sae,imm8 [r+vmi:fv:  evex.nds.512.66.0f3a.w0 50 /r ib  ] ND,AVX512DQ,FUTURE */
        /* 240(f3 7d 48) 301 001(50) 110 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VRANGEPS, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+21383, 546, 6695},
};

static const struct itemplate instrux_VRANGESD[2] = {
    /*   0 : VRANGESD xmmreg|mask|z,xmmreg*,xmmrm64|sae,imm8 [rvmi:t1s: evex.nds.lig.66.0f3a.w1 51 /r ib  ] AVX512DQ,FUTURE */
        /* 241(f3 fd 08) 306 001(51) 120 023 : LIG,EVEX,PROT,AVX512DQ,FUTURE */
        {I_VRANGESD, 4, {XMMREG,XMMREG,RM_XMM|BITS64,IMM_NORMAL|BITS8,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+21393, 552, 6696},
    /*   1 : VRANGESD xmmreg|mask|z,xmmrm64|sae,imm8 [r+vmi:t1s: evex.nds.lig.66.0f3a.w1 51 /r ib  ] ND,AVX512DQ,FUTURE */
        /* 240(f3 fd 08) 306 001(51) 110 022 : LIG,EVEX,PROT,AVX512DQ,FUTURE */
        {I_VRANGESD, 3, {XMMREG,RM_XMM|BITS64,IMM_NORMAL|BITS8,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+21403, 552, 6696},
};

static const struct itemplate instrux_VRANGESS[2] = {
    /*   0 : VRANGESS xmmreg|mask|z,xmmreg*,xmmrm32|sae,imm8 [rvmi:t1s: evex.nds.lig.66.0f3a.w0 51 /r ib  ] AVX512DQ,FUTURE */
        /* 241(f3 7d 08) 306 001(51) 120 023 : LIG,EVEX,PROT,AVX512DQ,FUTURE */
        {I_VRANGESS, 4, {XMMREG,XMMREG,RM_XMM|BITS32,IMM_NORMAL|BITS8,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+21413, 552, 6697},
    /*   1 : VRANGESS xmmreg|mask|z,xmmrm32|sae,imm8 [r+vmi:t1s: evex.nds.lig.66.0f3a.w0 51 /r ib  ] ND,AVX512DQ,FUTURE */
        /* 240(f3 7d 08) 306 001(51) 110 022 : LIG,EVEX,PROT,AVX512DQ,FUTURE */
        {I_VRANGESS, 3, {XMMREG,RM_XMM|BITS32,IMM_NORMAL|BITS8,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+21423, 552, 6697},
};

static const struct itemplate instrux_VRCP14PD[3] = {
    /*   0 : VRCP14PD xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.66.0f38.w1 4c /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 08) 301 001(4c) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VRCP14PD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+43681, 542, 6698},
    /*   1 : VRCP14PD ymmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.66.0f38.w1 4c /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 28) 301 001(4c) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VRCP14PD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+43690, 542, 6699},
    /*   2 : VRCP14PD zmmreg|mask|z,zmmrm512|b64 [rm:fv:    evex.512.66.0f38.w1 4c /r         ] AVX512,FUTURE */
        /* 250(f2 fd 48) 301 001(4c) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VRCP14PD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+43699, 543, 6700},
};

static const struct itemplate instrux_VRCP14PS[3] = {
    /*   0 : VRCP14PS xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.66.0f38.w0 4c /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 301 001(4c) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VRCP14PS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+43708, 542, 6701},
    /*   1 : VRCP14PS ymmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.66.0f38.w0 4c /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 301 001(4c) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VRCP14PS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+43717, 542, 6702},
    /*   2 : VRCP14PS zmmreg|mask|z,zmmrm512|b32 [rm:fv:    evex.512.66.0f38.w0 4c /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 301 001(4c) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VRCP14PS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+43726, 543, 6703},
};

static const struct itemplate instrux_VRCP14SD[2] = {
    /*   0 : VRCP14SD xmmreg|mask|z,xmmreg*,xmmrm64 [rvm:t1s:  evex.nds.lig.66.0f38.w1 4d /r     ] AVX512,FUTURE */
        /* 241(f2 fd 08) 306 001(4d) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VRCP14SD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43735, 544, 6704},
    /*   1 : VRCP14SD xmmreg|mask|z,xmmrm64 [r+vm:t1s:  evex.nds.lig.66.0f38.w1 4d /r     ] ND,AVX512,FUTURE */
        /* 240(f2 fd 08) 306 001(4d) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VRCP14SD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43744, 544, 6704},
};

static const struct itemplate instrux_VRCP14SS[2] = {
    /*   0 : VRCP14SS xmmreg|mask|z,xmmreg*,xmmrm32 [rvm:t1s:  evex.nds.lig.66.0f38.w0 4d /r     ] AVX512,FUTURE */
        /* 241(f2 7d 08) 306 001(4d) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VRCP14SS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43753, 544, 6705},
    /*   1 : VRCP14SS xmmreg|mask|z,xmmrm32 [r+vm:t1s:  evex.nds.lig.66.0f38.w0 4d /r     ] ND,AVX512,FUTURE */
        /* 240(f2 7d 08) 306 001(4d) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VRCP14SS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43762, 544, 6705},
};

static const struct itemplate instrux_VRCP28PD[1] = {
    /*   0 : VRCP28PD zmmreg|mask|z,zmmrm512|b64|sae [rm:fv:    evex.512.66.0f38.w1 ca /r         ] AVX512ER,FUTURE */
        /* 250(f2 fd 48) 301 001(ca) 110 : EVEX,PROT,AVX512ER,FUTURE */
        {I_VRCP28PD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|SAE,0,0,0}, nasm_bytecodes+43771, 550, 6706},
};

static const struct itemplate instrux_VRCP28PS[1] = {
    /*   0 : VRCP28PS zmmreg|mask|z,zmmrm512|b32|sae [rm:fv:    evex.512.66.0f38.w0 ca /r         ] AVX512ER,FUTURE */
        /* 250(f2 7d 48) 301 001(ca) 110 : EVEX,PROT,AVX512ER,FUTURE */
        {I_VRCP28PS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+43780, 550, 6707},
};

static const struct itemplate instrux_VRCP28SD[2] = {
    /*   0 : VRCP28SD xmmreg|mask|z,xmmreg*,xmmrm64|sae [rvm:t1s:  evex.nds.lig.66.0f38.w1 cb /r     ] AVX512ER,FUTURE */
        /* 241(f2 fd 08) 306 001(cb) 120 : LIG,EVEX,PROT,AVX512ER,FUTURE */
        {I_VRCP28SD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+43789, 563, 6708},
    /*   1 : VRCP28SD xmmreg|mask|z,xmmrm64|sae [r+vm:t1s:  evex.nds.lig.66.0f38.w1 cb /r     ] ND,AVX512ER,FUTURE */
        /* 240(f2 fd 08) 306 001(cb) 110 : LIG,EVEX,PROT,AVX512ER,FUTURE */
        {I_VRCP28SD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+43798, 563, 6708},
};

static const struct itemplate instrux_VRCP28SS[2] = {
    /*   0 : VRCP28SS xmmreg|mask|z,xmmreg*,xmmrm32|sae [rvm:t1s:  evex.nds.lig.66.0f38.w0 cb /r     ] AVX512ER,FUTURE */
        /* 241(f2 7d 08) 306 001(cb) 120 : LIG,EVEX,PROT,AVX512ER,FUTURE */
        {I_VRCP28SS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+43807, 563, 6709},
    /*   1 : VRCP28SS xmmreg|mask|z,xmmrm32|sae [r+vm:t1s:  evex.nds.lig.66.0f38.w0 cb /r     ] ND,AVX512ER,FUTURE */
        /* 240(f2 7d 08) 306 001(cb) 110 : LIG,EVEX,PROT,AVX512ER,FUTURE */
        {I_VRCP28SS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+43816, 563, 6709},
};

static const struct itemplate instrux_VREDUCEPD[3] = {
    /*   0 : VREDUCEPD xmmreg|mask|z,xmmrm128|b64,imm8 [rmi:fv:   evex.128.66.0f3a.w1 56 /r ib      ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f3 fd 08) 301 001(56) 110 022 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VREDUCEPD, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+21433, 545, 6710},
    /*   1 : VREDUCEPD ymmreg|mask|z,ymmrm256|b64,imm8 [rmi:fv:   evex.256.66.0f3a.w1 56 /r ib      ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f3 fd 28) 301 001(56) 110 022 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VREDUCEPD, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+21443, 545, 6711},
    /*   2 : VREDUCEPD zmmreg|mask|z,zmmrm512|b64|sae,imm8 [rmi:fv:   evex.512.66.0f3a.w1 56 /r ib      ] AVX512DQ,FUTURE */
        /* 250(f3 fd 48) 301 001(56) 110 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VREDUCEPD, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64|SAE,0,0,0}, nasm_bytecodes+21453, 546, 6712},
};

static const struct itemplate instrux_VREDUCEPS[3] = {
    /*   0 : VREDUCEPS xmmreg|mask|z,xmmrm128|b32,imm8 [rmi:fv:   evex.128.66.0f3a.w0 56 /r ib      ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f3 7d 08) 301 001(56) 110 022 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VREDUCEPS, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+21463, 545, 6713},
    /*   1 : VREDUCEPS ymmreg|mask|z,ymmrm256|b32,imm8 [rmi:fv:   evex.256.66.0f3a.w0 56 /r ib      ] AVX512VL,AVX512DQ,FUTURE */
        /* 250(f3 7d 28) 301 001(56) 110 022 : EVEX,PROT,AVX512VL,AVX512DQ,FUTURE */
        {I_VREDUCEPS, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+21473, 545, 6714},
    /*   2 : VREDUCEPS zmmreg|mask|z,zmmrm512|b32|sae,imm8 [rmi:fv:   evex.512.66.0f3a.w0 56 /r ib      ] AVX512DQ,FUTURE */
        /* 250(f3 7d 48) 301 001(56) 110 022 : EVEX,PROT,AVX512DQ,FUTURE */
        {I_VREDUCEPS, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+21483, 546, 6715},
};

static const struct itemplate instrux_VREDUCESD[2] = {
    /*   0 : VREDUCESD xmmreg|mask|z,xmmreg*,xmmrm64|sae,imm8 [rvmi:t1s: evex.nds.lig.66.0f3a.w1 57 /r ib  ] AVX512DQ,FUTURE */
        /* 241(f3 fd 08) 306 001(57) 120 023 : LIG,EVEX,PROT,AVX512DQ,FUTURE */
        {I_VREDUCESD, 4, {XMMREG,XMMREG,RM_XMM|BITS64,IMM_NORMAL|BITS8,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+21493, 552, 6716},
    /*   1 : VREDUCESD xmmreg|mask|z,xmmrm64|sae,imm8 [r+vmi:t1s: evex.nds.lig.66.0f3a.w1 57 /r ib  ] ND,AVX512DQ,FUTURE */
        /* 240(f3 fd 08) 306 001(57) 110 022 : LIG,EVEX,PROT,AVX512DQ,FUTURE */
        {I_VREDUCESD, 3, {XMMREG,RM_XMM|BITS64,IMM_NORMAL|BITS8,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+21503, 552, 6716},
};

static const struct itemplate instrux_VREDUCESS[2] = {
    /*   0 : VREDUCESS xmmreg|mask|z,xmmreg*,xmmrm32|sae,imm8 [rvmi:t1s: evex.nds.lig.66.0f3a.w0 57 /r ib  ] AVX512DQ,FUTURE */
        /* 241(f3 7d 08) 306 001(57) 120 023 : LIG,EVEX,PROT,AVX512DQ,FUTURE */
        {I_VREDUCESS, 4, {XMMREG,XMMREG,RM_XMM|BITS32,IMM_NORMAL|BITS8,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+21513, 552, 6717},
    /*   1 : VREDUCESS xmmreg|mask|z,xmmrm32|sae,imm8 [r+vmi:t1s: evex.nds.lig.66.0f3a.w0 57 /r ib  ] ND,AVX512DQ,FUTURE */
        /* 240(f3 7d 08) 306 001(57) 110 022 : LIG,EVEX,PROT,AVX512DQ,FUTURE */
        {I_VREDUCESS, 3, {XMMREG,RM_XMM|BITS32,IMM_NORMAL|BITS8,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+21523, 552, 6717},
};

static const struct itemplate instrux_VRNDSCALEPD[3] = {
    /*   0 : VRNDSCALEPD xmmreg|mask|z,xmmrm128|b64,imm8 [rmi:fv:   evex.128.66.0f3a.w1 09 /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 fd 08) 301 001(09) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VRNDSCALEPD, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+21533, 542, 6718},
    /*   1 : VRNDSCALEPD ymmreg|mask|z,ymmrm256|b64,imm8 [rmi:fv:   evex.256.66.0f3a.w1 09 /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 fd 28) 301 001(09) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VRNDSCALEPD, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+21543, 542, 6719},
    /*   2 : VRNDSCALEPD zmmreg|mask|z,zmmrm512|b64|sae,imm8 [rmi:fv:   evex.512.66.0f3a.w1 09 /r ib      ] AVX512,FUTURE */
        /* 250(f3 fd 48) 301 001(09) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VRNDSCALEPD, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64|SAE,0,0,0}, nasm_bytecodes+21553, 543, 6720},
};

static const struct itemplate instrux_VRNDSCALEPH[3] = {
    /*   0 : VRNDSCALEPH xmmreg|mask|z,xmmrm128|b16,imm8 [rmi:fv:   evex.128.np.0f3a.w0 08 /r ib      ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f3 7c 08) 301 001(08) 110 022 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VRNDSCALEPH, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+21563, 564, 6721},
    /*   1 : VRNDSCALEPH ymmreg|mask|z,ymmrm256|b16,imm8 [rmi:fv:   evex.256.np.0f3a.w0 08 /r ib      ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f3 7c 28) 301 001(08) 110 022 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VRNDSCALEPH, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+21573, 564, 6722},
    /*   2 : VRNDSCALEPH zmmreg|mask|z,zmmrm512|b16|sae,imm8 [rmi:fv:   evex.512.np.0f3a.w0 08 /r ib      ] AVX512FP16,FUTURE */
        /* 250(f3 7c 48) 301 001(08) 110 022 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VRNDSCALEPH, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B16|SAE,0,0,0}, nasm_bytecodes+21583, 565, 6723},
};

static const struct itemplate instrux_VRNDSCALEPS[3] = {
    /*   0 : VRNDSCALEPS xmmreg|mask|z,xmmrm128|b32,imm8 [rmi:fv:   evex.128.66.0f3a.w0 08 /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 7d 08) 301 001(08) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VRNDSCALEPS, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+21593, 542, 6724},
    /*   1 : VRNDSCALEPS ymmreg|mask|z,ymmrm256|b32,imm8 [rmi:fv:   evex.256.66.0f3a.w0 08 /r ib      ] AVX512,AVX512VL,FUTURE */
        /* 250(f3 7d 28) 301 001(08) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VRNDSCALEPS, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+21603, 542, 6725},
    /*   2 : VRNDSCALEPS zmmreg|mask|z,zmmrm512|b32|sae,imm8 [rmi:fv:   evex.512.66.0f3a.w0 08 /r ib      ] AVX512,FUTURE */
        /* 250(f3 7d 48) 301 001(08) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VRNDSCALEPS, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+21613, 543, 6726},
};

static const struct itemplate instrux_VRNDSCALESD[2] = {
    /*   0 : VRNDSCALESD xmmreg|mask|z,xmmreg*,xmmrm64|sae,imm8 [rvmi:t1s: evex.nds.lig.66.0f3a.w1 0b /r ib  ] AVX512,FUTURE */
        /* 241(f3 fd 08) 306 001(0b) 120 023 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VRNDSCALESD, 4, {XMMREG,XMMREG,RM_XMM|BITS64,IMM_NORMAL|BITS8,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+21623, 544, 6727},
    /*   1 : VRNDSCALESD xmmreg|mask|z,xmmrm64|sae,imm8 [r+vmi:t1s: evex.nds.lig.66.0f3a.w1 0b /r ib  ] ND,AVX512,FUTURE */
        /* 240(f3 fd 08) 306 001(0b) 110 022 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VRNDSCALESD, 3, {XMMREG,RM_XMM|BITS64,IMM_NORMAL|BITS8,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+21633, 544, 6727},
};

static const struct itemplate instrux_VRNDSCALESH[2] = {
    /*   0 : VRNDSCALESH xmmreg|mask|z,xmmreg*,xmmrm16|sae,imm8 [rvmi:t1s: evex.nds.lig.np.0f3a.w0 0a /r ib  ] AVX512FP16,FUTURE */
        /* 241(f3 7c 08) 306 001(0a) 120 023 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VRNDSCALESH, 4, {XMMREG,XMMREG,RM_XMM|BITS16,IMM_NORMAL|BITS8,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+21643, 566, 6728},
    /*   1 : VRNDSCALESH xmmreg|mask|z,xmmrm16|sae,imm8 [r+vmi:t1s: evex.nds.lig.np.0f3a.w0 0a /r ib  ] ND,AVX512FP16,FUTURE */
        /* 240(f3 7c 08) 306 001(0a) 110 022 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VRNDSCALESH, 3, {XMMREG,RM_XMM|BITS16,IMM_NORMAL|BITS8,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+21653, 566, 6728},
};

static const struct itemplate instrux_VRNDSCALESS[2] = {
    /*   0 : VRNDSCALESS xmmreg|mask|z,xmmreg*,xmmrm32|sae,imm8 [rvmi:t1s: evex.nds.lig.66.0f3a.w0 0a /r ib  ] AVX512,FUTURE */
        /* 241(f3 7d 08) 306 001(0a) 120 023 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VRNDSCALESS, 4, {XMMREG,XMMREG,RM_XMM|BITS32,IMM_NORMAL|BITS8,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+21663, 544, 6729},
    /*   1 : VRNDSCALESS xmmreg|mask|z,xmmrm32|sae,imm8 [r+vmi:t1s: evex.nds.lig.66.0f3a.w0 0a /r ib  ] ND,AVX512,FUTURE */
        /* 240(f3 7d 08) 306 001(0a) 110 022 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VRNDSCALESS, 3, {XMMREG,RM_XMM|BITS32,IMM_NORMAL|BITS8,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+21673, 544, 6729},
};

static const struct itemplate instrux_VRSQRT14PD[3] = {
    /*   0 : VRSQRT14PD xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.66.0f38.w1 4e /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 08) 301 001(4e) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VRSQRT14PD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+43825, 542, 6730},
    /*   1 : VRSQRT14PD ymmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.66.0f38.w1 4e /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 fd 28) 301 001(4e) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VRSQRT14PD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+43834, 542, 6731},
    /*   2 : VRSQRT14PD zmmreg|mask|z,zmmrm512|b64 [rm:fv:    evex.512.66.0f38.w1 4e /r         ] AVX512,FUTURE */
        /* 250(f2 fd 48) 301 001(4e) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VRSQRT14PD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+43843, 543, 6732},
};

static const struct itemplate instrux_VRSQRT14PS[3] = {
    /*   0 : VRSQRT14PS xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.66.0f38.w0 4e /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 08) 301 001(4e) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VRSQRT14PS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+43852, 542, 6733},
    /*   1 : VRSQRT14PS ymmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.66.0f38.w0 4e /r         ] AVX512,AVX512VL,FUTURE */
        /* 250(f2 7d 28) 301 001(4e) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VRSQRT14PS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+43861, 542, 6734},
    /*   2 : VRSQRT14PS zmmreg|mask|z,zmmrm512|b32 [rm:fv:    evex.512.66.0f38.w0 4e /r         ] AVX512,FUTURE */
        /* 250(f2 7d 48) 301 001(4e) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VRSQRT14PS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+43870, 543, 6735},
};

static const struct itemplate instrux_VRSQRT14SD[2] = {
    /*   0 : VRSQRT14SD xmmreg|mask|z,xmmreg*,xmmrm64 [rvm:t1s:  evex.nds.lig.66.0f38.w1 4f /r     ] AVX512,FUTURE */
        /* 241(f2 fd 08) 306 001(4f) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VRSQRT14SD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43879, 544, 6736},
    /*   1 : VRSQRT14SD xmmreg|mask|z,xmmrm64 [r+vm:t1s:  evex.nds.lig.66.0f38.w1 4f /r     ] ND,AVX512,FUTURE */
        /* 240(f2 fd 08) 306 001(4f) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VRSQRT14SD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43888, 544, 6736},
};

static const struct itemplate instrux_VRSQRT14SS[2] = {
    /*   0 : VRSQRT14SS xmmreg|mask|z,xmmreg*,xmmrm32 [rvm:t1s:  evex.nds.lig.66.0f38.w0 4f /r     ] AVX512,FUTURE */
        /* 241(f2 7d 08) 306 001(4f) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VRSQRT14SS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43897, 544, 6737},
    /*   1 : VRSQRT14SS xmmreg|mask|z,xmmrm32 [r+vm:t1s:  evex.nds.lig.66.0f38.w0 4f /r     ] ND,AVX512,FUTURE */
        /* 240(f2 7d 08) 306 001(4f) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VRSQRT14SS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+43906, 544, 6737},
};

static const struct itemplate instrux_VRSQRT28PD[1] = {
    /*   0 : VRSQRT28PD zmmreg|mask|z,zmmrm512|b64|sae [rm:fv:    evex.512.66.0f38.w1 cc /r         ] AVX512ER,FUTURE */
        /* 250(f2 fd 48) 301 001(cc) 110 : EVEX,PROT,AVX512ER,FUTURE */
        {I_VRSQRT28PD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|SAE,0,0,0}, nasm_bytecodes+43915, 550, 6738},
};

static const struct itemplate instrux_VRSQRT28PS[1] = {
    /*   0 : VRSQRT28PS zmmreg|mask|z,zmmrm512|b32|sae [rm:fv:    evex.512.66.0f38.w0 cc /r         ] AVX512ER,FUTURE */
        /* 250(f2 7d 48) 301 001(cc) 110 : EVEX,PROT,AVX512ER,FUTURE */
        {I_VRSQRT28PS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+43924, 550, 6739},
};

static const struct itemplate instrux_VRSQRT28SD[2] = {
    /*   0 : VRSQRT28SD xmmreg|mask|z,xmmreg*,xmmrm64|sae [rvm:t1s:  evex.nds.lig.66.0f38.w1 cd /r     ] AVX512ER,FUTURE */
        /* 241(f2 fd 08) 306 001(cd) 120 : LIG,EVEX,PROT,AVX512ER,FUTURE */
        {I_VRSQRT28SD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+43933, 563, 6740},
    /*   1 : VRSQRT28SD xmmreg|mask|z,xmmrm64|sae [r+vm:t1s:  evex.nds.lig.66.0f38.w1 cd /r     ] ND,AVX512ER,FUTURE */
        /* 240(f2 fd 08) 306 001(cd) 110 : LIG,EVEX,PROT,AVX512ER,FUTURE */
        {I_VRSQRT28SD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+43942, 563, 6740},
};

static const struct itemplate instrux_VRSQRT28SS[2] = {
    /*   0 : VRSQRT28SS xmmreg|mask|z,xmmreg*,xmmrm32|sae [rvm:t1s:  evex.nds.lig.66.0f38.w0 cd /r     ] AVX512ER,FUTURE */
        /* 241(f2 7d 08) 306 001(cd) 120 : LIG,EVEX,PROT,AVX512ER,FUTURE */
        {I_VRSQRT28SS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+43951, 563, 6741},
    /*   1 : VRSQRT28SS xmmreg|mask|z,xmmrm32|sae [r+vm:t1s:  evex.nds.lig.66.0f38.w0 cd /r     ] ND,AVX512ER,FUTURE */
        /* 240(f2 7d 08) 306 001(cd) 110 : LIG,EVEX,PROT,AVX512ER,FUTURE */
        {I_VRSQRT28SS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+43960, 563, 6741},
};

static const struct itemplate instrux_VSCALEFPD[6] = {
    /*   0 : VSCALEFPD xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:   evex.nds.128.66.0f38.w1 2c /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 08) 301 001(2c) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSCALEFPD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+43969, 542, 6742},
    /*   1 : VSCALEFPD xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:   evex.nds.128.66.0f38.w1 2c /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 08) 301 001(2c) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSCALEFPD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+43978, 542, 6742},
    /*   2 : VSCALEFPD ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:   evex.nds.256.66.0f38.w1 2c /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 fd 28) 301 001(2c) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSCALEFPD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+43987, 542, 6743},
    /*   3 : VSCALEFPD ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:   evex.nds.256.66.0f38.w1 2c /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 fd 28) 301 001(2c) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSCALEFPD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+43996, 542, 6743},
    /*   4 : VSCALEFPD zmmreg|mask|z,zmmreg*,zmmrm512|b64|er [rvm:fv:   evex.nds.512.66.0f38.w1 2c /r     ] AVX512,FUTURE */
        /* 241(f2 fd 48) 301 001(2c) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VSCALEFPD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64|ER,0,0}, nasm_bytecodes+44005, 543, 6744},
    /*   5 : VSCALEFPD zmmreg|mask|z,zmmrm512|b64|er [r+vm:fv:   evex.nds.512.66.0f38.w1 2c /r     ] ND,AVX512,FUTURE */
        /* 240(f2 fd 48) 301 001(2c) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VSCALEFPD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|ER,0,0,0}, nasm_bytecodes+44014, 543, 6744},
};

static const struct itemplate instrux_VSCALEFPS[6] = {
    /*   0 : VSCALEFPS xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.66.0f38.w0 2c /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 08) 301 001(2c) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSCALEFPS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+44023, 542, 6745},
    /*   1 : VSCALEFPS xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.66.0f38.w0 2c /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 08) 301 001(2c) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSCALEFPS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+44032, 542, 6745},
    /*   2 : VSCALEFPS ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.66.0f38.w0 2c /r     ] AVX512,AVX512VL,FUTURE */
        /* 241(f2 7d 28) 301 001(2c) 120 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSCALEFPS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+44041, 542, 6746},
    /*   3 : VSCALEFPS ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.66.0f38.w0 2c /r     ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f2 7d 28) 301 001(2c) 110 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSCALEFPS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+44050, 542, 6746},
    /*   4 : VSCALEFPS zmmreg|mask|z,zmmreg*,zmmrm512|b32|er [rvm:fv:   evex.nds.512.66.0f38.w0 2c /r     ] AVX512,FUTURE */
        /* 241(f2 7d 48) 301 001(2c) 120 : EVEX,PROT,AVX512,FUTURE */
        {I_VSCALEFPS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+44059, 543, 6747},
    /*   5 : VSCALEFPS zmmreg|mask|z,zmmrm512|b32|er [r+vm:fv:   evex.nds.512.66.0f38.w0 2c /r     ] ND,AVX512,FUTURE */
        /* 240(f2 7d 48) 301 001(2c) 110 : EVEX,PROT,AVX512,FUTURE */
        {I_VSCALEFPS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+44068, 543, 6747},
};

static const struct itemplate instrux_VSCALEFSD[2] = {
    /*   0 : VSCALEFSD xmmreg|mask|z,xmmreg*,xmmrm64|er [rvm:t1s:  evex.nds.lig.66.0f38.w1 2d /r     ] AVX512,FUTURE */
        /* 241(f2 fd 08) 306 001(2d) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VSCALEFSD, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+44077, 544, 6748},
    /*   1 : VSCALEFSD xmmreg|mask|z,xmmrm64|er [r+vm:t1s:  evex.nds.lig.66.0f38.w1 2d /r     ] ND,AVX512,FUTURE */
        /* 240(f2 fd 08) 306 001(2d) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VSCALEFSD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+44086, 544, 6748},
};

static const struct itemplate instrux_VSCALEFSS[2] = {
    /*   0 : VSCALEFSS xmmreg|mask|z,xmmreg*,xmmrm32|er [rvm:t1s:  evex.nds.lig.66.0f38.w0 2d /r     ] AVX512,FUTURE */
        /* 241(f2 7d 08) 306 001(2d) 120 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VSCALEFSS, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+44095, 544, 6749},
    /*   1 : VSCALEFSS xmmreg|mask|z,xmmrm32|er [r+vm:t1s:  evex.nds.lig.66.0f38.w0 2d /r     ] ND,AVX512,FUTURE */
        /* 240(f2 7d 08) 306 001(2d) 110 : LIG,EVEX,PROT,AVX512,FUTURE */
        {I_VSCALEFSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+44104, 544, 6749},
};

static const struct itemplate instrux_VSCATTERDPD[3] = {
    /*   0 : VSCATTERDPD xmem64|mask,xmmreg [mr:t1s:   vsibx evex.128.66.0f38.w1 a2 /r   ] AVX512,AVX512VL,FUTURE */
        /* 374 250(f2 fd 08) 306 001(a2) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSCATTERDPD, 2, {XMEM|BITS64,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+21683, 542, 6750},
    /*   1 : VSCATTERDPD xmem64|mask,ymmreg [mr:t1s:   vsibx evex.256.66.0f38.w1 a2 /r   ] AVX512,AVX512VL,FUTURE */
        /* 374 250(f2 fd 28) 306 001(a2) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSCATTERDPD, 2, {XMEM|BITS64,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+21693, 542, 6751},
    /*   2 : VSCATTERDPD ymem64|mask,zmmreg [mr:t1s:   vsiby evex.512.66.0f38.w1 a2 /r   ] AVX512,FUTURE */
        /* 375 250(f2 fd 48) 306 001(a2) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VSCATTERDPD, 2, {YMEM|BITS64,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+21703, 543, 6752},
};

static const struct itemplate instrux_VSCATTERDPS[3] = {
    /*   0 : VSCATTERDPS xmem32|mask,xmmreg [mr:t1s:   vsibx evex.128.66.0f38.w0 a2 /r   ] AVX512,AVX512VL,FUTURE */
        /* 374 250(f2 7d 08) 306 001(a2) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSCATTERDPS, 2, {XMEM|BITS32,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+21713, 542, 6753},
    /*   1 : VSCATTERDPS ymem32|mask,ymmreg [mr:t1s:   vsiby evex.256.66.0f38.w0 a2 /r   ] AVX512,AVX512VL,FUTURE */
        /* 375 250(f2 7d 28) 306 001(a2) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSCATTERDPS, 2, {YMEM|BITS32,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+21723, 542, 6754},
    /*   2 : VSCATTERDPS zmem32|mask,zmmreg [mr:t1s:   vsibz evex.512.66.0f38.w0 a2 /r   ] AVX512,FUTURE */
        /* 376 250(f2 7d 48) 306 001(a2) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VSCATTERDPS, 2, {ZMEM|BITS32,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+21733, 543, 6755},
};

static const struct itemplate instrux_VSCATTERPF0DPD[1] = {
    /*   0 : VSCATTERPF0DPD ymem64|mask [m:t1s:    vsiby evex.512.66.0f38.w1 c6 /5   ] AVX512PF,FUTURE */
        /* 375 250(f2 fd 48) 306 001(c6) 205 : EVEX,PROT,AVX512PF,FUTURE */
        {I_VSCATTERPF0DPD, 1, {YMEM|BITS64,0,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+21743, 553, 6756},
};

static const struct itemplate instrux_VSCATTERPF0DPS[1] = {
    /*   0 : VSCATTERPF0DPS zmem32|mask [m:t1s:    vsibz evex.512.66.0f38.w0 c6 /5   ] AVX512PF,FUTURE */
        /* 376 250(f2 7d 48) 306 001(c6) 205 : EVEX,PROT,AVX512PF,FUTURE */
        {I_VSCATTERPF0DPS, 1, {ZMEM|BITS32,0,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+21753, 553, 6757},
};

static const struct itemplate instrux_VSCATTERPF0QPD[1] = {
    /*   0 : VSCATTERPF0QPD zmem64|mask [m:t1s:    vsibz evex.512.66.0f38.w1 c7 /5   ] AVX512PF,FUTURE */
        /* 376 250(f2 fd 48) 306 001(c7) 205 : EVEX,PROT,AVX512PF,FUTURE */
        {I_VSCATTERPF0QPD, 1, {ZMEM|BITS64,0,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+21763, 553, 6758},
};

static const struct itemplate instrux_VSCATTERPF0QPS[1] = {
    /*   0 : VSCATTERPF0QPS zmem32|mask [m:t1s:    vsibz evex.512.66.0f38.w0 c7 /5   ] AVX512PF,FUTURE */
        /* 376 250(f2 7d 48) 306 001(c7) 205 : EVEX,PROT,AVX512PF,FUTURE */
        {I_VSCATTERPF0QPS, 1, {ZMEM|BITS32,0,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+21773, 553, 6759},
};

static const struct itemplate instrux_VSCATTERPF1DPD[1] = {
    /*   0 : VSCATTERPF1DPD ymem64|mask [m:t1s:    vsiby evex.512.66.0f38.w1 c6 /6   ] AVX512PF,FUTURE */
        /* 375 250(f2 fd 48) 306 001(c6) 206 : EVEX,PROT,AVX512PF,FUTURE */
        {I_VSCATTERPF1DPD, 1, {YMEM|BITS64,0,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+21783, 553, 6760},
};

static const struct itemplate instrux_VSCATTERPF1DPS[1] = {
    /*   0 : VSCATTERPF1DPS zmem32|mask [m:t1s:    vsibz evex.512.66.0f38.w0 c6 /6   ] AVX512PF,FUTURE */
        /* 376 250(f2 7d 48) 306 001(c6) 206 : EVEX,PROT,AVX512PF,FUTURE */
        {I_VSCATTERPF1DPS, 1, {ZMEM|BITS32,0,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+21793, 553, 6761},
};

static const struct itemplate instrux_VSCATTERPF1QPD[1] = {
    /*   0 : VSCATTERPF1QPD zmem64|mask [m:t1s:    vsibz evex.512.66.0f38.w1 c7 /6   ] AVX512PF,FUTURE */
        /* 376 250(f2 fd 48) 306 001(c7) 206 : EVEX,PROT,AVX512PF,FUTURE */
        {I_VSCATTERPF1QPD, 1, {ZMEM|BITS64,0,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+21803, 553, 6762},
};

static const struct itemplate instrux_VSCATTERPF1QPS[1] = {
    /*   0 : VSCATTERPF1QPS zmem32|mask [m:t1s:    vsibz evex.512.66.0f38.w0 c7 /6   ] AVX512PF,FUTURE */
        /* 376 250(f2 7d 48) 306 001(c7) 206 : EVEX,PROT,AVX512PF,FUTURE */
        {I_VSCATTERPF1QPS, 1, {ZMEM|BITS32,0,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+21813, 553, 6763},
};

static const struct itemplate instrux_VSCATTERQPD[3] = {
    /*   0 : VSCATTERQPD xmem64|mask,xmmreg [mr:t1s:   vsibx evex.128.66.0f38.w1 a3 /r   ] AVX512,AVX512VL,FUTURE */
        /* 374 250(f2 fd 08) 306 001(a3) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSCATTERQPD, 2, {XMEM|BITS64,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+21823, 542, 6764},
    /*   1 : VSCATTERQPD ymem64|mask,ymmreg [mr:t1s:   vsiby evex.256.66.0f38.w1 a3 /r   ] AVX512,AVX512VL,FUTURE */
        /* 375 250(f2 fd 28) 306 001(a3) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSCATTERQPD, 2, {YMEM|BITS64,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+21833, 542, 6765},
    /*   2 : VSCATTERQPD zmem64|mask,zmmreg [mr:t1s:   vsibz evex.512.66.0f38.w1 a3 /r   ] AVX512,FUTURE */
        /* 376 250(f2 fd 48) 306 001(a3) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VSCATTERQPD, 2, {ZMEM|BITS64,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+21843, 543, 6766},
};

static const struct itemplate instrux_VSCATTERQPS[3] = {
    /*   0 : VSCATTERQPS xmem32|mask,xmmreg [mr:t1s:   vsibx evex.128.66.0f38.w0 a3 /r   ] AVX512,AVX512VL,FUTURE */
        /* 374 250(f2 7d 08) 306 001(a3) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSCATTERQPS, 2, {XMEM|BITS32,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+21853, 542, 6767},
    /*   1 : VSCATTERQPS ymem32|mask,xmmreg [mr:t1s:   vsiby evex.256.66.0f38.w0 a3 /r   ] AVX512,AVX512VL,FUTURE */
        /* 375 250(f2 7d 28) 306 001(a3) 101 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSCATTERQPS, 2, {YMEM|BITS32,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+21863, 542, 6768},
    /*   2 : VSCATTERQPS zmem32|mask,ymmreg [mr:t1s:   vsibz evex.512.66.0f38.w0 a3 /r   ] AVX512,FUTURE */
        /* 376 250(f2 7d 48) 306 001(a3) 101 : EVEX,PROT,AVX512,FUTURE */
        {I_VSCATTERQPS, 2, {ZMEM|BITS32,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+21873, 543, 6769},
};

static const struct itemplate instrux_VSHUFF32X4[4] = {
    /*   0 : VSHUFF32X4 ymmreg|mask|z,ymmreg*,ymmrm256|b32,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w0 23 /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(23) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSHUFF32X4, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+21883, 542, 6770},
    /*   1 : VSHUFF32X4 ymmreg|mask|z,ymmrm256|b32,imm8 [r+vmi:fv:  evex.nds.256.66.0f3a.w0 23 /r ib  ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f3 7d 28) 301 001(23) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSHUFF32X4, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+21893, 542, 6770},
    /*   2 : VSHUFF32X4 zmmreg|mask|z,zmmreg*,zmmrm512|b32,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w0 23 /r ib  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(23) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VSHUFF32X4, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+21903, 543, 6771},
    /*   3 : VSHUFF32X4 zmmreg|mask|z,zmmrm512|b32,imm8 [r+vmi:fv:  evex.nds.512.66.0f3a.w0 23 /r ib  ] ND,AVX512,FUTURE */
        /* 240(f3 7d 48) 301 001(23) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VSHUFF32X4, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+21913, 543, 6771},
};

static const struct itemplate instrux_VSHUFF64X2[4] = {
    /*   0 : VSHUFF64X2 ymmreg|mask|z,ymmreg*,ymmrm256|b64,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w1 23 /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(23) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSHUFF64X2, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+21923, 542, 6772},
    /*   1 : VSHUFF64X2 ymmreg|mask|z,ymmrm256|b64,imm8 [r+vmi:fv:  evex.nds.256.66.0f3a.w1 23 /r ib  ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f3 fd 28) 301 001(23) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSHUFF64X2, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+21933, 542, 6772},
    /*   2 : VSHUFF64X2 zmmreg|mask|z,zmmreg*,zmmrm512|b64,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w1 23 /r ib  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(23) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VSHUFF64X2, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+21943, 543, 6773},
    /*   3 : VSHUFF64X2 zmmreg|mask|z,zmmrm512|b64,imm8 [r+vmi:fv:  evex.nds.512.66.0f3a.w1 23 /r ib  ] ND,AVX512,FUTURE */
        /* 240(f3 fd 48) 301 001(23) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VSHUFF64X2, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+21953, 543, 6773},
};

static const struct itemplate instrux_VSHUFI32X4[4] = {
    /*   0 : VSHUFI32X4 ymmreg|mask|z,ymmreg*,ymmrm256|b32,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w0 43 /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 7d 28) 301 001(43) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSHUFI32X4, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+21963, 542, 6774},
    /*   1 : VSHUFI32X4 ymmreg|mask|z,ymmrm256|b32,imm8 [r+vmi:fv:  evex.nds.256.66.0f3a.w0 43 /r ib  ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f3 7d 28) 301 001(43) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSHUFI32X4, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+21973, 542, 6774},
    /*   2 : VSHUFI32X4 zmmreg|mask|z,zmmreg*,zmmrm512|b32,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w0 43 /r ib  ] AVX512,FUTURE */
        /* 241(f3 7d 48) 301 001(43) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VSHUFI32X4, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+21983, 543, 6775},
    /*   3 : VSHUFI32X4 zmmreg|mask|z,zmmrm512|b32,imm8 [r+vmi:fv:  evex.nds.512.66.0f3a.w0 43 /r ib  ] ND,AVX512,FUTURE */
        /* 240(f3 7d 48) 301 001(43) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VSHUFI32X4, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+21993, 543, 6775},
};

static const struct itemplate instrux_VSHUFI64X2[4] = {
    /*   0 : VSHUFI64X2 ymmreg|mask|z,ymmreg*,ymmrm256|b64,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w1 43 /r ib  ] AVX512,AVX512VL,FUTURE */
        /* 241(f3 fd 28) 301 001(43) 120 023 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSHUFI64X2, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+22003, 542, 6776},
    /*   1 : VSHUFI64X2 ymmreg|mask|z,ymmrm256|b64,imm8 [r+vmi:fv:  evex.nds.256.66.0f3a.w1 43 /r ib  ] ND,AVX512,AVX512VL,FUTURE */
        /* 240(f3 fd 28) 301 001(43) 110 022 : EVEX,PROT,AVX512,AVX512VL,FUTURE */
        {I_VSHUFI64X2, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+22013, 542, 6776},
    /*   2 : VSHUFI64X2 zmmreg|mask|z,zmmreg*,zmmrm512|b64,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w1 43 /r ib  ] AVX512,FUTURE */
        /* 241(f3 fd 48) 301 001(43) 120 023 : EVEX,PROT,AVX512,FUTURE */
        {I_VSHUFI64X2, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+22023, 543, 6777},
    /*   3 : VSHUFI64X2 zmmreg|mask|z,zmmrm512|b64,imm8 [r+vmi:fv:  evex.nds.512.66.0f3a.w1 43 /r ib  ] ND,AVX512,FUTURE */
        /* 240(f3 fd 48) 301 001(43) 110 022 : EVEX,PROT,AVX512,FUTURE */
        {I_VSHUFI64X2, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+22033, 543, 6777},
};

static const struct itemplate instrux_RDPKRU[1] = {
    /*   0 : RDPKRU void [          0f 01 ee                          ] LONG,PROT,PKU,X86_64 */
        /* 355 002(01 ee) : LONG,PROT,PKU,X86_64 */
        {I_RDPKRU, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70162, 567, 6823},
};

static const struct itemplate instrux_WRPKRU[1] = {
    /*   0 : WRPKRU void [          0f 01 ef                          ] LONG,PROT,PKU,X86_64 */
        /* 355 002(01 ef) : LONG,PROT,PKU,X86_64 */
        {I_WRPKRU, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70168, 567, 6824},
};

static const struct itemplate instrux_PTWRITE[2] = {
    /*   0 : PTWRITE rm32 [m:        f3 o32 0f ae /4                   ] PTWRITE,FUTURE */
        /* 333 321 355 001(ae) 204 : PTWRITE,FUTURE */
        {I_PTWRITE, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65883, 568, 6830},
    /*   1 : PTWRITE rm64 [m:        f3 o64 0f ae /4                   ] AR0,SX,LONG,PROT,PTWRITE,X86_64 */
        /* 333 324 355 001(ae) 204 : AR0,SX,LONG,PROT,PTWRITE,X86_64 */
        {I_PTWRITE, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65890, 569, 6831},
};

static const struct itemplate instrux_CLDEMOTE[1] = {
    /*   0 : CLDEMOTE mem [m:        np 0f 1c /0                       ] CLDEMOTE,FUTURE */
        /* 360 355 001(1c) 200 : CLDEMOTE,FUTURE */
        {I_CLDEMOTE, 1, {MEMORY,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70065, 570, 6835},
};

static const struct itemplate instrux_MOVDIRI[4] = {
    /*   0 : MOVDIRI mem32,reg32 [mr:       np o32 0f38 f9 /r                 ] MOVDIRI,FUTURE */
        /* 360 321 356 001(f9) 101 : NOAPX,MOVDIRI,FUTURE */
        {I_MOVDIRI, 2, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65897, 571, 6836},
    /*   1 : MOVDIRI mem64,reg64 [mr:       np o64 0f38 f9 /r                 ] LONG,PROT,MOVDIRI,X86_64 */
        /* 360 324 356 001(f9) 101 : NOAPX,LONG,PROT,MOVDIRI,X86_64 */
        {I_MOVDIRI, 2, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65904, 572, 6837},
    /*   2 : MOVDIRI mem32,reg32 [mr:       evex.nd0.nf0.np.l0.m4.w0 f9 /r    ] LONG,PROT,APX,MOVDIRI,X86_64 */
        /* 250(f4 7c 08) 300 001(f9) 101 : LONG,EVEX,PROT,APX,MOVDIRI,X86_64 */
        {I_MOVDIRI, 2, {MEMORY|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+44689, 573, 6838},
    /*   3 : MOVDIRI mem64,reg64 [mr:       evex.nd0.nf0.np.l0.m4.w1 f9 /r    ] LONG,PROT,APX,MOVDIRI,X86_64 */
        /* 250(f4 fc 08) 300 001(f9) 101 : LONG,EVEX,PROT,APX,MOVDIRI,X86_64 */
        {I_MOVDIRI, 2, {MEMORY|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+44698, 573, 6839},
};

static const struct itemplate instrux_MOVDIR64B[4] = {
    /*   0 : MOVDIR64B reg16,mem512 [rm:       a16 66 0f38 f8 /r                 ] NOLONG,MOVDIR64B,FUTURE */
        /* 310 361 356 001(f8) 110 : NOREX,NOAPX,NOLONG,MOVDIR64B,FUTURE */
        {I_MOVDIR64B, 2, {REG_GPR|BITS16|RN_L16,MEMORY|BITS512|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65911, 574, 6840},
    /*   1 : MOVDIR64B reg32,mem512 [rm:       a32 66 0f38 f8 /r                 ] MOVDIR64B,FUTURE */
        /* 311 361 356 001(f8) 110 : NOAPX,MOVDIR64B,FUTURE */
        {I_MOVDIR64B, 2, {REG_GPR|BITS32|RN_L16,MEMORY|BITS512|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65918, 575, 6841},
    /*   2 : MOVDIR64B reg64,mem512 [rm:       a64 66 0f38 f8 /r                 ] LONG,PROT,MOVDIR64B,X86_64 */
        /* 313 361 356 001(f8) 110 : NOAPX,LONG,PROT,MOVDIR64B,X86_64 */
        {I_MOVDIR64B, 2, {REG_GPR|BITS64|RN_L16,MEMORY|BITS512|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65925, 576, 6842},
    /*   3 : MOVDIR64B reg64,mem512 [rm:       evex.nd0.nf0.66.l0.m4.w1 f8 /r    ] LONG,PROT,APX,MOVDIR64B,X86_64 */
        /* 250(f4 fd 08) 300 001(f8) 110 : LONG,EVEX,PROT,APX,MOVDIR64B,X86_64 */
        {I_MOVDIR64B, 2, {REG_GPR|BITS64,MEMORY|BITS512,0,0,0}, NO_DECORATOR, nasm_bytecodes+44707, 577, 6843},
};

static const struct itemplate instrux_PCONFIG[2] = {
    /*   0 : PCONFIG void [          np 0f 01 c5                       ] FL,PCONFIG,FUTURE */
        /* 360 355 002(01 c5) : FL,PCONFIG,FUTURE */
        {I_PCONFIG, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70071, 578, 6844},
    /*   1 : PCONFIG void [          np 0f 01 c5                       ] FL,PRIV,PCONFIG,FUTURE */
        /* 360 355 002(01 c5) : FL,PRIV,PCONFIG,FUTURE */
        {I_PCONFIG, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70071, 610, 7004},
};

static const struct itemplate instrux_PBNDKB[1] = {
    /*   0 : PBNDKB void [          np 0f 01 c7                       ] PBNDKB,FUTURE */
        /* 360 355 002(01 c7) : PBNDKB,FUTURE */
        {I_PBNDKB, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70077, 579, 6847},
};

static const struct itemplate instrux_PREFETCHRST2[1] = {
    /*   0 : PREFETCHRST2 mem8 [m:        0f 18 /4                          ] MOVRS,FUTURE */
        /* 355 001(18) 204 : MOVRS,FUTURE */
        {I_PREFETCHRST2, 1, {MEMORY|BITS8,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70270, 580, 6848},
};

static const struct itemplate instrux_GF2P8AFFINEINVQB[1] = {
    /*   0 : GF2P8AFFINEINVQB xmmreg,xmmrm128,imm8 [rmi:      66 0f3a cf /r ib                  ] SSE,GFNI,FUTURE */
        /* 361 357 001(cf) 110 022 : NOAPX,SSE,GFNI,FUTURE */
        {I_GF2P8AFFINEINVQB, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+65932, 581, 6852},
};

static const struct itemplate instrux_VGF2P8AFFINEINVQB[10] = {
    /*   0 : VGF2P8AFFINEINVQB xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     vex.nds.128.66.0f3a.w1 cf /r ib   ] AVX,GFNI,FUTURE */
        /* 261(003 201) 001(cf) 120 023 : NOAPX,VEX,AVX,GFNI,FUTURE */
        {I_VGF2P8AFFINEINVQB, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+54779, 582, 6853},
    /*   1 : VGF2P8AFFINEINVQB xmmreg,xmmrm128,imm8 [r+vmi:     vex.nds.128.66.0f3a.w1 cf /r ib   ] ND,AVX,GFNI,FUTURE */
        /* 260(003 201) 001(cf) 110 022 : NOAPX,VEX,AVX,GFNI,FUTURE */
        {I_VGF2P8AFFINEINVQB, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54787, 582, 6853},
    /*   2 : VGF2P8AFFINEINVQB ymmreg,ymmreg*,ymmrm256,imm8 [rvmi:     vex.nds.256.66.0f3a.w1 cf /r ib   ] AVX,GFNI,FUTURE */
        /* 261(003 205) 001(cf) 120 023 : NOAPX,VEX,AVX,GFNI,FUTURE */
        {I_VGF2P8AFFINEINVQB, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+54795, 582, 6854},
    /*   3 : VGF2P8AFFINEINVQB ymmreg,ymmrm256,imm8 [r+vmi:     vex.nds.256.66.0f3a.w1 cf /r ib   ] ND,AVX,GFNI,FUTURE */
        /* 260(003 205) 001(cf) 110 022 : NOAPX,VEX,AVX,GFNI,FUTURE */
        {I_VGF2P8AFFINEINVQB, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54803, 582, 6854},
    /*   4 : VGF2P8AFFINEINVQB xmmreg|mask|z,xmmreg*,xmmrm128|b64,imm8 [rvmi:fv:  evex.nds.128.66.0f3a.w1 cf /r ib  ] AVX512VL,GFNI,FUTURE */
        /* 241(f3 fd 08) 301 001(cf) 120 023 : EVEX,PROT,AVX512VL,GFNI,FUTURE */
        {I_VGF2P8AFFINEINVQB, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+22163, 583, 6855},
    /*   5 : VGF2P8AFFINEINVQB xmmreg|mask|z,xmmrm128|b64,imm8 [r+vmi:fv:  evex.nds.128.66.0f3a.w1 cf /r ib  ] ND,AVX512VL,GFNI,FUTURE */
        /* 240(f3 fd 08) 301 001(cf) 110 022 : EVEX,PROT,AVX512VL,GFNI,FUTURE */
        {I_VGF2P8AFFINEINVQB, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+22173, 583, 6855},
    /*   6 : VGF2P8AFFINEINVQB ymmreg|mask|z,ymmreg*,ymmrm256|b64,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w1 cf /r ib  ] AVX512VL,GFNI,FUTURE */
        /* 241(f3 fd 28) 301 001(cf) 120 023 : EVEX,PROT,AVX512VL,GFNI,FUTURE */
        {I_VGF2P8AFFINEINVQB, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+22183, 583, 6856},
    /*   7 : VGF2P8AFFINEINVQB ymmreg|mask|z,ymmrm256|b64,imm8 [r+vmi:fv:  evex.nds.256.66.0f3a.w1 cf /r ib  ] ND,AVX512VL,GFNI,FUTURE */
        /* 240(f3 fd 28) 301 001(cf) 110 022 : EVEX,PROT,AVX512VL,GFNI,FUTURE */
        {I_VGF2P8AFFINEINVQB, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+22193, 583, 6856},
    /*   8 : VGF2P8AFFINEINVQB zmmreg|mask|z,zmmreg*,zmmrm512|b64,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w1 cf /r ib  ] AVX512,GFNI,FUTURE */
        /* 241(f3 fd 48) 301 001(cf) 120 023 : EVEX,PROT,AVX512,GFNI,FUTURE */
        {I_VGF2P8AFFINEINVQB, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+22203, 584, 6857},
    /*   9 : VGF2P8AFFINEINVQB zmmreg|mask|z,zmmrm512|b64,imm8 [r+vmi:fv:  evex.nds.512.66.0f3a.w1 cf /r ib  ] ND,AVX512,GFNI,FUTURE */
        /* 240(f3 fd 48) 301 001(cf) 110 022 : EVEX,PROT,AVX512,GFNI,FUTURE */
        {I_VGF2P8AFFINEINVQB, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+22213, 584, 6857},
};

static const struct itemplate instrux_GF2P8AFFINEQB[1] = {
    /*   0 : GF2P8AFFINEQB xmmreg,xmmrm128,imm8 [rmi:      66 0f3a ce /r ib                  ] SSE,GFNI,FUTURE */
        /* 361 357 001(ce) 110 022 : NOAPX,SSE,GFNI,FUTURE */
        {I_GF2P8AFFINEQB, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+65939, 581, 6858},
};

static const struct itemplate instrux_VGF2P8AFFINEQB[10] = {
    /*   0 : VGF2P8AFFINEQB xmmreg,xmmreg*,xmmrm128,imm8 [rvmi:     vex.nds.128.66.0f3a.w1 ce /r ib   ] AVX,GFNI,FUTURE */
        /* 261(003 201) 001(ce) 120 023 : NOAPX,VEX,AVX,GFNI,FUTURE */
        {I_VGF2P8AFFINEQB, 4, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+54811, 582, 6859},
    /*   1 : VGF2P8AFFINEQB xmmreg,xmmrm128,imm8 [r+vmi:     vex.nds.128.66.0f3a.w1 ce /r ib   ] ND,AVX,GFNI,FUTURE */
        /* 260(003 201) 001(ce) 110 022 : NOAPX,VEX,AVX,GFNI,FUTURE */
        {I_VGF2P8AFFINEQB, 3, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54819, 582, 6859},
    /*   2 : VGF2P8AFFINEQB ymmreg,ymmreg*,ymmrm256,imm8 [rvmi:     vex.nds.256.66.0f3a.w1 ce /r ib   ] AVX,GFNI,FUTURE */
        /* 261(003 205) 001(ce) 120 023 : NOAPX,VEX,AVX,GFNI,FUTURE */
        {I_VGF2P8AFFINEQB, 4, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0}, NO_DECORATOR, nasm_bytecodes+54827, 582, 6860},
    /*   3 : VGF2P8AFFINEQB ymmreg,ymmrm256,imm8 [r+vmi:     vex.nds.256.66.0f3a.w1 ce /r ib   ] ND,AVX,GFNI,FUTURE */
        /* 260(003 205) 001(ce) 110 022 : NOAPX,VEX,AVX,GFNI,FUTURE */
        {I_VGF2P8AFFINEQB, 3, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+54835, 582, 6860},
    /*   4 : VGF2P8AFFINEQB xmmreg|mask|z,xmmreg*,xmmrm128|b64,imm8 [rvmi:fv:  evex.nds.128.66.0f3a.w1 ce /r ib  ] AVX512VL,GFNI,FUTURE */
        /* 241(f3 fd 08) 301 001(ce) 120 023 : EVEX,PROT,AVX512VL,GFNI,FUTURE */
        {I_VGF2P8AFFINEQB, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+22223, 583, 6861},
    /*   5 : VGF2P8AFFINEQB xmmreg|mask|z,xmmrm128|b64,imm8 [r+vmi:fv:  evex.nds.128.66.0f3a.w1 ce /r ib  ] ND,AVX512VL,GFNI,FUTURE */
        /* 240(f3 fd 08) 301 001(ce) 110 022 : EVEX,PROT,AVX512VL,GFNI,FUTURE */
        {I_VGF2P8AFFINEQB, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+22233, 583, 6861},
    /*   6 : VGF2P8AFFINEQB ymmreg|mask|z,ymmreg*,ymmrm256|b64,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w1 ce /r ib  ] AVX512VL,GFNI,FUTURE */
        /* 241(f3 fd 28) 301 001(ce) 120 023 : EVEX,PROT,AVX512VL,GFNI,FUTURE */
        {I_VGF2P8AFFINEQB, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+22243, 583, 6862},
    /*   7 : VGF2P8AFFINEQB ymmreg|mask|z,ymmrm256|b64,imm8 [r+vmi:fv:  evex.nds.256.66.0f3a.w1 ce /r ib  ] ND,AVX512VL,GFNI,FUTURE */
        /* 240(f3 fd 28) 301 001(ce) 110 022 : EVEX,PROT,AVX512VL,GFNI,FUTURE */
        {I_VGF2P8AFFINEQB, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+22253, 583, 6862},
    /*   8 : VGF2P8AFFINEQB zmmreg|mask|z,zmmreg*,zmmrm512|b64,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w1 ce /r ib  ] AVX512,GFNI,FUTURE */
        /* 241(f3 fd 48) 301 001(ce) 120 023 : EVEX,PROT,AVX512,GFNI,FUTURE */
        {I_VGF2P8AFFINEQB, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+22263, 584, 6863},
    /*   9 : VGF2P8AFFINEQB zmmreg|mask|z,zmmrm512|b64,imm8 [r+vmi:fv:  evex.nds.512.66.0f3a.w1 ce /r ib  ] ND,AVX512,GFNI,FUTURE */
        /* 240(f3 fd 48) 301 001(ce) 110 022 : EVEX,PROT,AVX512,GFNI,FUTURE */
        {I_VGF2P8AFFINEQB, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+22273, 584, 6863},
};

static const struct itemplate instrux_GF2P8MULB[1] = {
    /*   0 : GF2P8MULB xmmreg,xmmrm128 [rm:       66 0f38 cf /r                     ] SSE,GFNI,FUTURE */
        /* 361 356 001(cf) 110 : NOAPX,SSE,GFNI,FUTURE */
        {I_GF2P8MULB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+70083, 581, 6864},
};

static const struct itemplate instrux_VGF2P8MULB[10] = {
    /*   0 : VGF2P8MULB xmmreg,xmmreg*,xmmrm128 [rvm:      vex.nds.128.66.0f38.w0 cf /r      ] AVX,GFNI,FUTURE */
        /* 261(002 001) 001(cf) 120 : NOAPX,VEX,AVX,GFNI,FUTURE */
        {I_VGF2P8MULB, 3, {XMMREG|RN_L16,XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65946, 582, 6865},
    /*   1 : VGF2P8MULB xmmreg,xmmrm128 [r+vm:      vex.nds.128.66.0f38.w0 cf /r      ] ND,AVX,GFNI,FUTURE */
        /* 260(002 001) 001(cf) 110 : NOAPX,VEX,AVX,GFNI,FUTURE */
        {I_VGF2P8MULB, 2, {XMMREG|RN_L16,RM_XMM|BITS128|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65953, 582, 6865},
    /*   2 : VGF2P8MULB ymmreg,ymmreg*,ymmrm256 [rvm:      vex.nds.256.66.0f38.w0 cf /r      ] AVX,GFNI,FUTURE */
        /* 261(002 005) 001(cf) 120 : NOAPX,VEX,AVX,GFNI,FUTURE */
        {I_VGF2P8MULB, 3, {YMMREG|RN_L16,YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+65960, 582, 6866},
    /*   3 : VGF2P8MULB ymmreg,ymmrm256 [r+vm:      vex.nds.256.66.0f38.w0 cf /r      ] ND,AVX,GFNI,FUTURE */
        /* 260(002 005) 001(cf) 110 : NOAPX,VEX,AVX,GFNI,FUTURE */
        {I_VGF2P8MULB, 2, {YMMREG|RN_L16,RM_YMM|BITS256|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+65967, 582, 6866},
    /*   4 : VGF2P8MULB xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.w0 cf /r     ] AVX512VL,GFNI,FUTURE */
        /* 241(f2 7d 08) 303 001(cf) 120 : EVEX,PROT,AVX512VL,GFNI,FUTURE */
        {I_VGF2P8MULB, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44716, 583, 6867},
    /*   5 : VGF2P8MULB xmmreg|mask|z,xmmrm128 [r+vm:fvm:  evex.nds.128.66.0f38.w0 cf /r     ] ND,AVX512VL,GFNI,FUTURE */
        /* 240(f2 7d 08) 303 001(cf) 110 : EVEX,PROT,AVX512VL,GFNI,FUTURE */
        {I_VGF2P8MULB, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44725, 583, 6867},
    /*   6 : VGF2P8MULB ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.w0 cf /r     ] AVX512VL,GFNI,FUTURE */
        /* 241(f2 7d 28) 303 001(cf) 120 : EVEX,PROT,AVX512VL,GFNI,FUTURE */
        {I_VGF2P8MULB, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44734, 583, 6868},
    /*   7 : VGF2P8MULB ymmreg|mask|z,ymmrm256 [r+vm:fvm:  evex.nds.256.66.0f38.w0 cf /r     ] ND,AVX512VL,GFNI,FUTURE */
        /* 240(f2 7d 28) 303 001(cf) 110 : EVEX,PROT,AVX512VL,GFNI,FUTURE */
        {I_VGF2P8MULB, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44743, 583, 6868},
    /*   8 : VGF2P8MULB zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.w0 cf /r     ] AVX512,GFNI,FUTURE */
        /* 241(f2 7d 48) 303 001(cf) 120 : EVEX,PROT,AVX512,GFNI,FUTURE */
        {I_VGF2P8MULB, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44752, 584, 6869},
    /*   9 : VGF2P8MULB zmmreg|mask|z,zmmrm512 [r+vm:fvm:  evex.nds.512.66.0f38.w0 cf /r     ] ND,AVX512,GFNI,FUTURE */
        /* 240(f2 7d 48) 303 001(cf) 110 : EVEX,PROT,AVX512,GFNI,FUTURE */
        {I_VGF2P8MULB, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44761, 584, 6869},
};

static const struct itemplate instrux_VPCOMPRESSB[6] = {
    /*   0 : VPCOMPRESSB mem128|mask,xmmreg [mr:t1s8:  evex.128.66.0f38.w0 63 /r         ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 250(f2 7d 08) 304 001(63) 101 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPCOMPRESSB, 2, {MEMORY|BITS128,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+44770, 585, 6872},
    /*   1 : VPCOMPRESSB mem256|mask,ymmreg [mr:t1s8:  evex.256.66.0f38.w0 63 /r         ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 250(f2 7d 28) 304 001(63) 101 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPCOMPRESSB, 2, {MEMORY|BITS256,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+44779, 585, 6873},
    /*   2 : VPCOMPRESSB mem512|mask,zmmreg [mr:t1s8:  evex.512.66.0f38.w0 63 /r         ] AVX512VBMI2,FUTURE */
        /* 250(f2 7d 48) 304 001(63) 101 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPCOMPRESSB, 2, {MEMORY|BITS512,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+44788, 586, 6874},
    /*   3 : VPCOMPRESSB xmmreg|mask|z,xmmreg [mr:       evex.128.66.0f38.w0 63 /r         ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 250(f2 7d 08) 300 001(63) 101 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPCOMPRESSB, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44797, 585, 6875},
    /*   4 : VPCOMPRESSB ymmreg|mask|z,ymmreg [mr:       evex.256.66.0f38.w0 63 /r         ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 250(f2 7d 28) 300 001(63) 101 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPCOMPRESSB, 2, {YMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44806, 585, 6876},
    /*   5 : VPCOMPRESSB zmmreg|mask|z,zmmreg [mr:       evex.512.66.0f38.w0 63 /r         ] AVX512VBMI2,FUTURE */
        /* 250(f2 7d 48) 300 001(63) 101 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPCOMPRESSB, 2, {ZMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44815, 586, 6877},
};

static const struct itemplate instrux_VPCOMPRESSW[6] = {
    /*   0 : VPCOMPRESSW mem128|mask,xmmreg [mr:t1s16: evex.128.66.0f38.w1 63 /r         ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 250(f2 fd 08) 305 001(63) 101 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPCOMPRESSW, 2, {MEMORY|BITS128,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+44824, 585, 6878},
    /*   1 : VPCOMPRESSW mem256|mask,ymmreg [mr:t1s16: evex.256.66.0f38.w1 63 /r         ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 250(f2 fd 28) 305 001(63) 101 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPCOMPRESSW, 2, {MEMORY|BITS256,YMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+44833, 585, 6879},
    /*   2 : VPCOMPRESSW mem512|mask,zmmreg [mr:t1s16: evex.512.66.0f38.w1 63 /r         ] AVX512VBMI2,FUTURE */
        /* 250(f2 fd 48) 305 001(63) 101 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPCOMPRESSW, 2, {MEMORY|BITS512,ZMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+44842, 586, 6880},
    /*   3 : VPCOMPRESSW xmmreg|mask|z,xmmreg [mr:       evex.128.66.0f38.w1 63 /r         ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 250(f2 fd 08) 300 001(63) 101 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPCOMPRESSW, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44851, 585, 6881},
    /*   4 : VPCOMPRESSW ymmreg|mask|z,ymmreg [mr:       evex.256.66.0f38.w1 63 /r         ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 250(f2 fd 28) 300 001(63) 101 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPCOMPRESSW, 2, {YMMREG,YMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44860, 585, 6882},
    /*   5 : VPCOMPRESSW zmmreg|mask|z,zmmreg [mr:       evex.512.66.0f38.w1 63 /r         ] AVX512VBMI2,FUTURE */
        /* 250(f2 fd 48) 300 001(63) 101 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPCOMPRESSW, 2, {ZMMREG,ZMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44869, 586, 6883},
};

static const struct itemplate instrux_VPEXPANDB[3] = {
    /*   0 : VPEXPANDB xmmreg|mask|z,xmmrm128 [rm:t1s8:  evex.128.66.0f38.w0 62 /r         ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 250(f2 7d 08) 304 001(62) 110 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPEXPANDB, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44878, 585, 6884},
    /*   1 : VPEXPANDB ymmreg|mask|z,ymmrm256 [rm:t1s8:  evex.256.66.0f38.w0 62 /r         ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 250(f2 7d 28) 304 001(62) 110 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPEXPANDB, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44887, 585, 6885},
    /*   2 : VPEXPANDB zmmreg|mask|z,zmmrm512 [rm:t1s8:  evex.512.66.0f38.w0 62 /r         ] AVX512VBMI2,FUTURE */
        /* 250(f2 7d 48) 304 001(62) 110 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPEXPANDB, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44896, 586, 6886},
};

static const struct itemplate instrux_VPEXPANDW[3] = {
    /*   0 : VPEXPANDW xmmreg|mask|z,xmmrm128 [rm:t1s16: evex.128.66.0f38.w1 62 /r         ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 250(f2 fd 08) 305 001(62) 110 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPEXPANDW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44905, 585, 6887},
    /*   1 : VPEXPANDW ymmreg|mask|z,ymmrm256 [rm:t1s16: evex.256.66.0f38.w1 62 /r         ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 250(f2 fd 28) 305 001(62) 110 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPEXPANDW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44914, 585, 6888},
    /*   2 : VPEXPANDW zmmreg|mask|z,zmmrm512 [rm:t1s16: evex.512.66.0f38.w1 62 /r         ] AVX512VBMI2,FUTURE */
        /* 250(f2 fd 48) 305 001(62) 110 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPEXPANDW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44923, 586, 6889},
};

static const struct itemplate instrux_VPSHLDW[6] = {
    /*   0 : VPSHLDW xmmreg|mask|z,xmmreg*,xmmrm128,imm8 [rvmi:fvm: evex.nds.128.66.0f3a.w1 70 /r ib  ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f3 fd 08) 303 001(70) 120 023 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDW, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+22283, 585, 6890},
    /*   1 : VPSHLDW xmmreg|mask|z,xmmrm128,imm8 [r+vmi:fvm: evex.nds.128.66.0f3a.w1 70 /r ib  ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f3 fd 08) 303 001(70) 110 022 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDW, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+22293, 585, 6890},
    /*   2 : VPSHLDW ymmreg|mask|z,ymmreg*,ymmrm256,imm8 [rvmi:fvm: evex.nds.256.66.0f3a.w1 70 /r ib  ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f3 fd 28) 303 001(70) 120 023 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDW, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+22303, 585, 6891},
    /*   3 : VPSHLDW ymmreg|mask|z,ymmrm256,imm8 [r+vmi:fvm: evex.nds.256.66.0f3a.w1 70 /r ib  ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f3 fd 28) 303 001(70) 110 022 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDW, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+22313, 585, 6891},
    /*   4 : VPSHLDW zmmreg|mask|z,zmmreg*,zmmrm512,imm8 [rvmi:fvm: evex.nds.512.66.0f3a.w1 70 /r ib  ] AVX512VBMI2,FUTURE */
        /* 241(f3 fd 48) 303 001(70) 120 023 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHLDW, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+22323, 586, 6892},
    /*   5 : VPSHLDW zmmreg|mask|z,zmmrm512,imm8 [r+vmi:fvm: evex.nds.512.66.0f3a.w1 70 /r ib  ] ND,AVX512VBMI2,FUTURE */
        /* 240(f3 fd 48) 303 001(70) 110 022 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHLDW, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+22333, 586, 6892},
};

static const struct itemplate instrux_VPSHLDD[6] = {
    /*   0 : VPSHLDD xmmreg|mask|z,xmmreg*,xmmrm128|b32,imm8 [rvmi:fv:  evex.nds.128.66.0f3a.w0 71 /r ib  ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f3 7d 08) 301 001(71) 120 023 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDD, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+22343, 585, 6893},
    /*   1 : VPSHLDD xmmreg|mask|z,xmmrm128|b32,imm8 [r+vmi:fv:  evex.nds.128.66.0f3a.w0 71 /r ib  ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f3 7d 08) 301 001(71) 110 022 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDD, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+22353, 585, 6893},
    /*   2 : VPSHLDD ymmreg|mask|z,ymmreg*,ymmrm256|b32,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w0 71 /r ib  ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f3 7d 28) 301 001(71) 120 023 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDD, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+22363, 585, 6894},
    /*   3 : VPSHLDD ymmreg|mask|z,ymmrm256|b32,imm8 [r+vmi:fv:  evex.nds.256.66.0f3a.w0 71 /r ib  ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f3 7d 28) 301 001(71) 110 022 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDD, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+22373, 585, 6894},
    /*   4 : VPSHLDD zmmreg|mask|z,zmmreg*,zmmrm512|b32,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w0 71 /r ib  ] AVX512VBMI2,FUTURE */
        /* 241(f3 7d 48) 301 001(71) 120 023 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHLDD, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+22383, 586, 6895},
    /*   5 : VPSHLDD zmmreg|mask|z,zmmrm512|b32,imm8 [r+vmi:fv:  evex.nds.512.66.0f3a.w0 71 /r ib  ] ND,AVX512VBMI2,FUTURE */
        /* 240(f3 7d 48) 301 001(71) 110 022 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHLDD, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+22393, 586, 6895},
};

static const struct itemplate instrux_VPSHLDQ[6] = {
    /*   0 : VPSHLDQ xmmreg|mask|z,xmmreg*,xmmrm128|b64,imm8 [rvmi:fv:  evex.nds.128.66.0f3a.w1 71 /r ib  ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f3 fd 08) 301 001(71) 120 023 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDQ, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+22403, 585, 6896},
    /*   1 : VPSHLDQ xmmreg|mask|z,xmmrm128|b64,imm8 [r+vmi:fv:  evex.nds.128.66.0f3a.w1 71 /r ib  ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f3 fd 08) 301 001(71) 110 022 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDQ, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+22413, 585, 6896},
    /*   2 : VPSHLDQ ymmreg|mask|z,ymmreg*,ymmrm256|b64,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w1 71 /r ib  ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f3 fd 28) 301 001(71) 120 023 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDQ, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+22423, 585, 6897},
    /*   3 : VPSHLDQ ymmreg|mask|z,ymmrm256|b64,imm8 [r+vmi:fv:  evex.nds.256.66.0f3a.w1 71 /r ib  ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f3 fd 28) 301 001(71) 110 022 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDQ, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+22433, 585, 6897},
    /*   4 : VPSHLDQ zmmreg|mask|z,zmmreg*,zmmrm512|b64,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w1 71 /r ib  ] AVX512VBMI2,FUTURE */
        /* 241(f3 fd 48) 301 001(71) 120 023 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHLDQ, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+22443, 586, 6898},
    /*   5 : VPSHLDQ zmmreg|mask|z,zmmrm512|b64,imm8 [r+vmi:fv:  evex.nds.512.66.0f3a.w1 71 /r ib  ] ND,AVX512VBMI2,FUTURE */
        /* 240(f3 fd 48) 301 001(71) 110 022 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHLDQ, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+22453, 586, 6898},
};

static const struct itemplate instrux_VPSHLDVW[6] = {
    /*   0 : VPSHLDVW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm: evex.dds.128.66.0f38.w1 70 /r     ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f2 fd 08) 303 001(70) 120 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDVW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44932, 585, 6899},
    /*   1 : VPSHLDVW xmmreg|mask|z,xmmrm128 [r+vm:fvm: evex.dds.128.66.0f38.w1 70 /r     ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f2 fd 08) 303 001(70) 110 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDVW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44941, 585, 6899},
    /*   2 : VPSHLDVW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm: evex.dds.256.66.0f38.w1 70 /r     ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f2 fd 28) 303 001(70) 120 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDVW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44950, 585, 6900},
    /*   3 : VPSHLDVW ymmreg|mask|z,ymmrm256 [r+vm:fvm: evex.dds.256.66.0f38.w1 70 /r     ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f2 fd 28) 303 001(70) 110 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDVW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44959, 585, 6900},
    /*   4 : VPSHLDVW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm: evex.dds.512.66.0f38.w1 70 /r     ] AVX512VBMI2,FUTURE */
        /* 241(f2 fd 48) 303 001(70) 120 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHLDVW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44968, 586, 6901},
    /*   5 : VPSHLDVW zmmreg|mask|z,zmmrm512 [r+vm:fvm: evex.dds.512.66.0f38.w1 70 /r     ] ND,AVX512VBMI2,FUTURE */
        /* 240(f2 fd 48) 303 001(70) 110 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHLDVW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+44977, 586, 6901},
};

static const struct itemplate instrux_VPSHLDVD[6] = {
    /*   0 : VPSHLDVD xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:  evex.dds.128.66.0f38.w0 71 /r     ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f2 7d 08) 301 001(71) 120 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDVD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+44986, 585, 6902},
    /*   1 : VPSHLDVD xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:  evex.dds.128.66.0f38.w0 71 /r     ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f2 7d 08) 301 001(71) 110 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDVD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+44995, 585, 6902},
    /*   2 : VPSHLDVD ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:  evex.dds.256.66.0f38.w0 71 /r     ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f2 7d 28) 301 001(71) 120 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDVD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45004, 585, 6903},
    /*   3 : VPSHLDVD ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:  evex.dds.256.66.0f38.w0 71 /r     ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f2 7d 28) 301 001(71) 110 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDVD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45013, 585, 6903},
    /*   4 : VPSHLDVD zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:  evex.dds.512.66.0f38.w0 71 /r     ] AVX512VBMI2,FUTURE */
        /* 241(f2 7d 48) 301 001(71) 120 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHLDVD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45022, 586, 6904},
    /*   5 : VPSHLDVD zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:  evex.dds.512.66.0f38.w0 71 /r     ] ND,AVX512VBMI2,FUTURE */
        /* 240(f2 7d 48) 301 001(71) 110 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHLDVD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45031, 586, 6904},
};

static const struct itemplate instrux_VPSHLDVQ[6] = {
    /*   0 : VPSHLDVQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:  evex.dds.128.66.0f38.w1 71 /r     ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f2 fd 08) 301 001(71) 120 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDVQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+45040, 585, 6905},
    /*   1 : VPSHLDVQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:  evex.dds.128.66.0f38.w1 71 /r     ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f2 fd 08) 301 001(71) 110 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDVQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+45049, 585, 6905},
    /*   2 : VPSHLDVQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:  evex.dds.256.66.0f38.w1 71 /r     ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f2 fd 28) 301 001(71) 120 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDVQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+45058, 585, 6906},
    /*   3 : VPSHLDVQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:  evex.dds.256.66.0f38.w1 71 /r     ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f2 fd 28) 301 001(71) 110 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHLDVQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+45067, 585, 6906},
    /*   4 : VPSHLDVQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:  evex.dds.512.66.0f38.w1 71 /r     ] AVX512VBMI2,FUTURE */
        /* 241(f2 fd 48) 301 001(71) 120 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHLDVQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+45076, 586, 6907},
    /*   5 : VPSHLDVQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:  evex.dds.512.66.0f38.w1 71 /r     ] ND,AVX512VBMI2,FUTURE */
        /* 240(f2 fd 48) 301 001(71) 110 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHLDVQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+45085, 586, 6907},
};

static const struct itemplate instrux_VPSHRDW[6] = {
    /*   0 : VPSHRDW xmmreg|mask|z,xmmreg*,xmmrm128,imm8 [rvmi:fvm: evex.nds.128.66.0f3a.w1 72 /r ib  ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f3 fd 08) 303 001(72) 120 023 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDW, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+22463, 585, 6908},
    /*   1 : VPSHRDW xmmreg|mask|z,xmmrm128,imm8 [r+vmi:fvm: evex.nds.128.66.0f3a.w1 72 /r ib  ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f3 fd 08) 303 001(72) 110 022 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDW, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+22473, 585, 6908},
    /*   2 : VPSHRDW ymmreg|mask|z,ymmreg*,ymmrm256,imm8 [rvmi:fvm: evex.nds.256.66.0f3a.w1 72 /r ib  ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f3 fd 28) 303 001(72) 120 023 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDW, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+22483, 585, 6909},
    /*   3 : VPSHRDW ymmreg|mask|z,ymmrm256,imm8 [r+vmi:fvm: evex.nds.256.66.0f3a.w1 72 /r ib  ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f3 fd 28) 303 001(72) 110 022 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDW, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+22493, 585, 6909},
    /*   4 : VPSHRDW zmmreg|mask|z,zmmreg*,zmmrm512,imm8 [rvmi:fvm: evex.nds.512.66.0f3a.w1 72 /r ib  ] AVX512VBMI2,FUTURE */
        /* 241(f3 fd 48) 303 001(72) 120 023 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHRDW, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+22503, 586, 6910},
    /*   5 : VPSHRDW zmmreg|mask|z,zmmrm512,imm8 [r+vmi:fvm: evex.nds.512.66.0f3a.w1 72 /r ib  ] ND,AVX512VBMI2,FUTURE */
        /* 240(f3 fd 48) 303 001(72) 110 022 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHRDW, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+22513, 586, 6910},
};

static const struct itemplate instrux_VPSHRDD[6] = {
    /*   0 : VPSHRDD xmmreg|mask|z,xmmreg*,xmmrm128|b32,imm8 [rvmi:fv:  evex.nds.128.66.0f3a.w0 73 /r ib  ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f3 7d 08) 301 001(73) 120 023 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDD, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+22523, 585, 6911},
    /*   1 : VPSHRDD xmmreg|mask|z,xmmrm128|b32,imm8 [r+vmi:fv:  evex.nds.128.66.0f3a.w0 73 /r ib  ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f3 7d 08) 301 001(73) 110 022 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDD, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+22533, 585, 6911},
    /*   2 : VPSHRDD ymmreg|mask|z,ymmreg*,ymmrm256|b32,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w0 73 /r ib  ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f3 7d 28) 301 001(73) 120 023 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDD, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+22543, 585, 6912},
    /*   3 : VPSHRDD ymmreg|mask|z,ymmrm256|b32,imm8 [r+vmi:fv:  evex.nds.256.66.0f3a.w0 73 /r ib  ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f3 7d 28) 301 001(73) 110 022 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDD, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+22553, 585, 6912},
    /*   4 : VPSHRDD zmmreg|mask|z,zmmreg*,zmmrm512|b32,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w0 73 /r ib  ] AVX512VBMI2,FUTURE */
        /* 241(f3 7d 48) 301 001(73) 120 023 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHRDD, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+22563, 586, 6913},
    /*   5 : VPSHRDD zmmreg|mask|z,zmmrm512|b32,imm8 [r+vmi:fv:  evex.nds.512.66.0f3a.w0 73 /r ib  ] ND,AVX512VBMI2,FUTURE */
        /* 240(f3 7d 48) 301 001(73) 110 022 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHRDD, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+22573, 586, 6913},
};

static const struct itemplate instrux_VPSHRDQ[6] = {
    /*   0 : VPSHRDQ xmmreg|mask|z,xmmreg*,xmmrm128|b64,imm8 [rvmi:fv:  evex.nds.128.66.0f3a.w1 73 /r ib  ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f3 fd 08) 301 001(73) 120 023 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDQ, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+22583, 585, 6914},
    /*   1 : VPSHRDQ xmmreg|mask|z,xmmrm128|b64,imm8 [r+vmi:fv:  evex.nds.128.66.0f3a.w1 73 /r ib  ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f3 fd 08) 301 001(73) 110 022 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDQ, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+22593, 585, 6914},
    /*   2 : VPSHRDQ ymmreg|mask|z,ymmreg*,ymmrm256|b64,imm8 [rvmi:fv:  evex.nds.256.66.0f3a.w1 73 /r ib  ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f3 fd 28) 301 001(73) 120 023 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDQ, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+22603, 585, 6915},
    /*   3 : VPSHRDQ ymmreg|mask|z,ymmrm256|b64,imm8 [r+vmi:fv:  evex.nds.256.66.0f3a.w1 73 /r ib  ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f3 fd 28) 301 001(73) 110 022 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDQ, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+22613, 585, 6915},
    /*   4 : VPSHRDQ zmmreg|mask|z,zmmreg*,zmmrm512|b64,imm8 [rvmi:fv:  evex.nds.512.66.0f3a.w1 73 /r ib  ] AVX512VBMI2,FUTURE */
        /* 241(f3 fd 48) 301 001(73) 120 023 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHRDQ, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+22623, 586, 6916},
    /*   5 : VPSHRDQ zmmreg|mask|z,zmmrm512|b64,imm8 [r+vmi:fv:  evex.nds.512.66.0f3a.w1 73 /r ib  ] ND,AVX512VBMI2,FUTURE */
        /* 240(f3 fd 48) 301 001(73) 110 022 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHRDQ, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+22633, 586, 6916},
};

static const struct itemplate instrux_VPSHRDVW[6] = {
    /*   0 : VPSHRDVW xmmreg|mask|z,xmmreg*,xmmrm128 [rvm:fvm: evex.dds.128.66.0f38.w1 72 /r     ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f2 fd 08) 303 001(72) 120 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDVW, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45094, 585, 6917},
    /*   1 : VPSHRDVW xmmreg|mask|z,xmmrm128 [r+vm:fvm: evex.dds.128.66.0f38.w1 72 /r     ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f2 fd 08) 303 001(72) 110 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDVW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45103, 585, 6917},
    /*   2 : VPSHRDVW ymmreg|mask|z,ymmreg*,ymmrm256 [rvm:fvm: evex.dds.256.66.0f38.w1 72 /r     ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f2 fd 28) 303 001(72) 120 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDVW, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45112, 585, 6918},
    /*   3 : VPSHRDVW ymmreg|mask|z,ymmrm256 [r+vm:fvm: evex.dds.256.66.0f38.w1 72 /r     ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f2 fd 28) 303 001(72) 110 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDVW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45121, 585, 6918},
    /*   4 : VPSHRDVW zmmreg|mask|z,zmmreg*,zmmrm512 [rvm:fvm: evex.dds.512.66.0f38.w1 72 /r     ] AVX512VBMI2,FUTURE */
        /* 241(f2 fd 48) 303 001(72) 120 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHRDVW, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45130, 586, 6919},
    /*   5 : VPSHRDVW zmmreg|mask|z,zmmrm512 [r+vm:fvm: evex.dds.512.66.0f38.w1 72 /r     ] ND,AVX512VBMI2,FUTURE */
        /* 240(f2 fd 48) 303 001(72) 110 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHRDVW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45139, 586, 6919},
};

static const struct itemplate instrux_VPSHRDVD[6] = {
    /*   0 : VPSHRDVD xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:  evex.dds.128.66.0f38.w0 73 /r     ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f2 7d 08) 301 001(73) 120 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDVD, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45148, 585, 6920},
    /*   1 : VPSHRDVD xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:  evex.dds.128.66.0f38.w0 73 /r     ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f2 7d 08) 301 001(73) 110 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDVD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45157, 585, 6920},
    /*   2 : VPSHRDVD ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:  evex.dds.256.66.0f38.w0 73 /r     ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f2 7d 28) 301 001(73) 120 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDVD, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45166, 585, 6921},
    /*   3 : VPSHRDVD ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:  evex.dds.256.66.0f38.w0 73 /r     ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f2 7d 28) 301 001(73) 110 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDVD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45175, 585, 6921},
    /*   4 : VPSHRDVD zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:  evex.dds.512.66.0f38.w0 73 /r     ] AVX512VBMI2,FUTURE */
        /* 241(f2 7d 48) 301 001(73) 120 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHRDVD, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45184, 586, 6922},
    /*   5 : VPSHRDVD zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:  evex.dds.512.66.0f38.w0 73 /r     ] ND,AVX512VBMI2,FUTURE */
        /* 240(f2 7d 48) 301 001(73) 110 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHRDVD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45193, 586, 6922},
};

static const struct itemplate instrux_VPSHRDVQ[6] = {
    /*   0 : VPSHRDVQ xmmreg|mask|z,xmmreg*,xmmrm128|b64 [rvm:fv:  evex.dds.128.66.0f38.w1 73 /r     ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f2 fd 08) 301 001(73) 120 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDVQ, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+45202, 585, 6923},
    /*   1 : VPSHRDVQ xmmreg|mask|z,xmmrm128|b64 [r+vm:fv:  evex.dds.128.66.0f38.w1 73 /r     ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f2 fd 08) 301 001(73) 110 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDVQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+45211, 585, 6923},
    /*   2 : VPSHRDVQ ymmreg|mask|z,ymmreg*,ymmrm256|b64 [rvm:fv:  evex.dds.256.66.0f38.w1 73 /r     ] AVX512VL,AVX512VBMI2,FUTURE */
        /* 241(f2 fd 28) 301 001(73) 120 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDVQ, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+45220, 585, 6924},
    /*   3 : VPSHRDVQ ymmreg|mask|z,ymmrm256|b64 [r+vm:fv:  evex.dds.256.66.0f38.w1 73 /r     ] ND,AVX512VL,AVX512VBMI2,FUTURE */
        /* 240(f2 fd 28) 301 001(73) 110 : EVEX,PROT,AVX512VL,AVX512VBMI2,FUTURE */
        {I_VPSHRDVQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+45229, 585, 6924},
    /*   4 : VPSHRDVQ zmmreg|mask|z,zmmreg*,zmmrm512|b64 [rvm:fv:  evex.dds.512.66.0f38.w1 73 /r     ] AVX512VBMI2,FUTURE */
        /* 241(f2 fd 48) 301 001(73) 120 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHRDVQ, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+45238, 586, 6925},
    /*   5 : VPSHRDVQ zmmreg|mask|z,zmmrm512|b64 [r+vm:fv:  evex.dds.512.66.0f38.w1 73 /r     ] ND,AVX512VBMI2,FUTURE */
        /* 240(f2 fd 48) 301 001(73) 110 : EVEX,PROT,AVX512VBMI2,FUTURE */
        {I_VPSHRDVQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+45247, 586, 6925},
};

static const struct itemplate instrux_VPOPCNTB[3] = {
    /*   0 : VPOPCNTB xmmreg|mask|z,xmmrm128 [rm:fvm:   evex.128.66.0f38.w0 54 /r         ] AVX512VL,AVX512BITALG,FUTURE */
        /* 250(f2 7d 08) 303 001(54) 110 : EVEX,PROT,AVX512VL,AVX512BITALG,FUTURE */
        {I_VPOPCNTB, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45472, 589, 6942},
    /*   1 : VPOPCNTB ymmreg|mask|z,ymmrm256 [rm:fvm:   evex.256.66.0f38.w0 54 /r         ] AVX512VL,AVX512BITALG,FUTURE */
        /* 250(f2 7d 28) 303 001(54) 110 : EVEX,PROT,AVX512VL,AVX512BITALG,FUTURE */
        {I_VPOPCNTB, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45481, 589, 6943},
    /*   2 : VPOPCNTB zmmreg|mask|z,zmmrm512 [rm:fvm:   evex.512.66.0f38.w0 54 /r         ] AVX512BITALG,FUTURE */
        /* 250(f2 7d 48) 303 001(54) 110 : EVEX,PROT,AVX512BITALG,FUTURE */
        {I_VPOPCNTB, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45490, 590, 6944},
};

static const struct itemplate instrux_VPOPCNTW[3] = {
    /*   0 : VPOPCNTW xmmreg|mask|z,xmmrm128 [rm:fvm:   evex.128.66.0f38.w1 54 /r         ] AVX512VL,AVX512BITALG,FUTURE */
        /* 250(f2 fd 08) 303 001(54) 110 : EVEX,PROT,AVX512VL,AVX512BITALG,FUTURE */
        {I_VPOPCNTW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45499, 589, 6945},
    /*   1 : VPOPCNTW ymmreg|mask|z,ymmrm256 [rm:fvm:   evex.256.66.0f38.w1 54 /r         ] AVX512VL,AVX512BITALG,FUTURE */
        /* 250(f2 fd 28) 303 001(54) 110 : EVEX,PROT,AVX512VL,AVX512BITALG,FUTURE */
        {I_VPOPCNTW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45508, 589, 6946},
    /*   2 : VPOPCNTW zmmreg|mask|z,zmmrm512 [rm:fvm:   evex.512.66.0f38.w1 54 /r         ] AVX512BITALG,FUTURE */
        /* 250(f2 fd 48) 303 001(54) 110 : EVEX,PROT,AVX512BITALG,FUTURE */
        {I_VPOPCNTW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45517, 590, 6947},
};

static const struct itemplate instrux_VPOPCNTD[3] = {
    /*   0 : VPOPCNTD xmmreg|mask|z,xmmrm128 [rm:fv:    evex.128.66.0f38.w0 55 /r         ] AVX512VL,AVX512VPOPCNTDQ,FUTURE */
        /* 250(f2 7d 08) 301 001(55) 110 : EVEX,PROT,AVX512VL,AVX512VPOPCNTDQ,FUTURE */
        {I_VPOPCNTD, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45526, 591, 6948},
    /*   1 : VPOPCNTD ymmreg|mask|z,ymmrm256 [rm:fv:    evex.256.66.0f38.w0 55 /r         ] AVX512VL,AVX512VPOPCNTDQ,FUTURE */
        /* 250(f2 7d 28) 301 001(55) 110 : EVEX,PROT,AVX512VL,AVX512VPOPCNTDQ,FUTURE */
        {I_VPOPCNTD, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45535, 591, 6949},
    /*   2 : VPOPCNTD zmmreg|mask|z,zmmrm512 [rm:fv:    evex.512.66.0f38.w0 55 /r         ] AVX512VPOPCNTDQ,FUTURE */
        /* 250(f2 7d 48) 301 001(55) 110 : EVEX,PROT,AVX512VPOPCNTDQ,FUTURE */
        {I_VPOPCNTD, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45544, 592, 6950},
};

static const struct itemplate instrux_VPOPCNTQ[3] = {
    /*   0 : VPOPCNTQ xmmreg|mask|z,xmmrm128 [rm:fv:    evex.128.66.0f38.w1 55 /r         ] AVX512VL,AVX512VPOPCNTDQ,FUTURE */
        /* 250(f2 fd 08) 301 001(55) 110 : EVEX,PROT,AVX512VL,AVX512VPOPCNTDQ,FUTURE */
        {I_VPOPCNTQ, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45553, 591, 6951},
    /*   1 : VPOPCNTQ ymmreg|mask|z,ymmrm256 [rm:fv:    evex.256.66.0f38.w1 55 /r         ] AVX512VL,AVX512VPOPCNTDQ,FUTURE */
        /* 250(f2 fd 28) 301 001(55) 110 : EVEX,PROT,AVX512VL,AVX512VPOPCNTDQ,FUTURE */
        {I_VPOPCNTQ, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45562, 591, 6952},
    /*   2 : VPOPCNTQ zmmreg|mask|z,zmmrm512 [rm:fv:    evex.512.66.0f38.w1 55 /r         ] AVX512VPOPCNTDQ,FUTURE */
        /* 250(f2 fd 48) 301 001(55) 110 : EVEX,PROT,AVX512VPOPCNTDQ,FUTURE */
        {I_VPOPCNTQ, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45571, 592, 6953},
};

static const struct itemplate instrux_VPSHUFBITQMB[3] = {
    /*   0 : VPSHUFBITQMB kreg|mask,xmmreg,xmmrm128 [rvm:fvm:  evex.nds.128.66.0f38.w0 8f /r     ] AVX512VL,AVX512BITALG,FUTURE */
        /* 241(f2 7d 08) 303 001(8f) 120 : EVEX,PROT,AVX512VL,AVX512BITALG,FUTURE */
        {I_VPSHUFBITQMB, 3, {OPMASKREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+45580, 589, 6954},
    /*   1 : VPSHUFBITQMB kreg|mask,ymmreg,ymmrm256 [rvm:fvm:  evex.nds.256.66.0f38.w0 8f /r     ] AVX512VL,AVX512BITALG,FUTURE */
        /* 241(f2 7d 28) 303 001(8f) 120 : EVEX,PROT,AVX512VL,AVX512BITALG,FUTURE */
        {I_VPSHUFBITQMB, 3, {OPMASKREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+45589, 589, 6955},
    /*   2 : VPSHUFBITQMB kreg|mask,zmmreg,zmmrm512 [rvm:fvm:  evex.nds.512.66.0f38.w0 8f /r     ] AVX512BITALG,FUTURE */
        /* 241(f2 7d 48) 303 001(8f) 120 : EVEX,PROT,AVX512BITALG,FUTURE */
        {I_VPSHUFBITQMB, 3, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+45598, 590, 6956},
};

static const struct itemplate instrux_V4FMADDPS[1] = {
    /*   0 : V4FMADDPS zmmreg|mask|z,zmmreg|rs4,mem [rvm:m128: evex.dds.512.f2.0f38.w0 9a /r     ] AR0-2,SO,AVX5124FMAPS,FUTURE */
        /* 241(f2 7f 48) 317 001(9a) 120 : AR0,AR1,AR2,SO,EVEX,PROT,AVX5124FMAPS,FUTURE */
        {I_V4FMADDPS, 3, {ZMMREG,ZMMREG|RS4,MEMORY,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45607, 593, 6959},
};

static const struct itemplate instrux_V4FNMADDPS[1] = {
    /*   0 : V4FNMADDPS zmmreg|mask|z,zmmreg|rs4,mem [rvm:m128: evex.dds.512.f2.0f38.w0 aa /r     ] AR0-2,SO,AVX5124FMAPS,FUTURE */
        /* 241(f2 7f 48) 317 001(aa) 120 : AR0,AR1,AR2,SO,EVEX,PROT,AVX5124FMAPS,FUTURE */
        {I_V4FNMADDPS, 3, {ZMMREG,ZMMREG|RS4,MEMORY,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45616, 593, 6960},
};

static const struct itemplate instrux_V4FMADDSS[1] = {
    /*   0 : V4FMADDSS xmmreg|mask|z,xmmreg|rs4,mem [rvm:m128: evex.dds.lig.f2.0f38.w0 9b /r     ] AR0-2,SO,AVX5124FMAPS,FUTURE */
        /* 241(f2 7f 08) 317 001(9b) 120 : AR0,AR1,AR2,SO,LIG,EVEX,PROT,AVX5124FMAPS,FUTURE */
        {I_V4FMADDSS, 3, {XMMREG,XMMREG|RS4,MEMORY,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45625, 594, 6961},
};

static const struct itemplate instrux_V4FNMADDSS[1] = {
    /*   0 : V4FNMADDSS xmmreg|mask|z,xmmreg|rs4,mem [rvm:m128: evex.dds.lig.f2.0f38.w0 ab /r     ] AR0-2,SO,AVX5124FMAPS,FUTURE */
        /* 241(f2 7f 08) 317 001(ab) 120 : AR0,AR1,AR2,SO,LIG,EVEX,PROT,AVX5124FMAPS,FUTURE */
        {I_V4FNMADDSS, 3, {XMMREG,XMMREG|RS4,MEMORY,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45634, 594, 6962},
};

static const struct itemplate instrux_VP4DPWSSDS[1] = {
    /*   0 : VP4DPWSSDS zmmreg|mask|z,zmmreg|rs4,mem [rvm:m128: evex.dds.512.f2.0f38.w0 53 /r     ] AR0-2,SO,AVX5124VNNIW,FUTURE */
        /* 241(f2 7f 48) 317 001(53) 120 : AR0,AR1,AR2,SO,EVEX,PROT,AVX5124VNNIW,FUTURE */
        {I_VP4DPWSSDS, 3, {ZMMREG,ZMMREG|RS4,MEMORY,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45643, 595, 6965},
};

static const struct itemplate instrux_VP4DPWSSD[1] = {
    /*   0 : VP4DPWSSD zmmreg|mask|z,zmmreg|rs4,mem [rvm:m128: evex.dds.512.f2.0f38.w0 52 /r     ] AR0-2,SO,AVX5124VNNIW,FUTURE */
        /* 241(f2 7f 48) 317 001(52) 120 : AR0,AR1,AR2,SO,EVEX,PROT,AVX5124VNNIW,FUTURE */
        {I_VP4DPWSSD, 3, {ZMMREG,ZMMREG|RS4,MEMORY,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+45652, 595, 6966},
};

static const struct itemplate instrux_ENCLS[1] = {
    /*   0 : ENCLS void [          np 0f 01 cf                       ] SGX,FUTURE */
        /* 360 355 002(01 cf) : SGX,FUTURE */
        {I_ENCLS, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70089, 596, 6969},
};

static const struct itemplate instrux_ENCLU[1] = {
    /*   0 : ENCLU void [          np 0f 01 d7                       ] SGX,FUTURE */
        /* 360 355 002(01 d7) : SGX,FUTURE */
        {I_ENCLU, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70095, 596, 6970},
};

static const struct itemplate instrux_ENCLV[1] = {
    /*   0 : ENCLV void [          np 0f 01 c0                       ] SGX,FUTURE */
        /* 360 355 002(01 c0) : SGX,FUTURE */
        {I_ENCLV, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70101, 596, 6971},
};

static const struct itemplate instrux_CLRSSBSY[1] = {
    /*   0 : CLRSSBSY mem64 [m:        f3 0f ae /6                       ] FL,CET,FUTURE */
        /* 333 355 001(ae) 206 : FL,CET,FUTURE */
        {I_CLRSSBSY, 1, {MEMORY|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+57106, 597, 6974},
};

static const struct itemplate instrux_ENDBR32[1] = {
    /*   0 : ENDBR32 void [          f3 0f 1e fb                       ] CET,FUTURE */
        /* 333 355 002(1e fb) : CET,FUTURE */
        {I_ENDBR32, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70107, 598, 6975},
};

static const struct itemplate instrux_ENDBR64[1] = {
    /*   0 : ENDBR64 void [          f3 0f 1e fa                       ] CET,FUTURE */
        /* 333 355 002(1e fa) : CET,FUTURE */
        {I_ENDBR64, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70113, 598, 6976},
};

static const struct itemplate instrux_INCSSPD[1] = {
    /*   0 : INCSSPD reg32 [m:        o32 f3 0f ae /5                   ] CET,FUTURE */
        /* 321 333 355 001(ae) 205 : CET,FUTURE */
        {I_INCSSPD, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65974, 598, 6977},
};

static const struct itemplate instrux_INCSSPQ[1] = {
    /*   0 : INCSSPQ reg64 [m:        o64 f3 0f ae /5                   ] LONG,PROT,CET,X86_64 */
        /* 324 333 355 001(ae) 205 : LONG,PROT,CET,X86_64 */
        {I_INCSSPQ, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65981, 599, 6978},
};

static const struct itemplate instrux_RDSSPD[1] = {
    /*   0 : RDSSPD reg32 [m:        o32 f3 0f 1e /1                   ] CET,FUTURE */
        /* 321 333 355 001(1e) 201 : CET,FUTURE */
        {I_RDSSPD, 1, {REG_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65988, 598, 6979},
};

static const struct itemplate instrux_RDSSPQ[1] = {
    /*   0 : RDSSPQ reg64 [m:        o64 f3 0f 1e /1                   ] LONG,PROT,CET,X86_64 */
        /* 324 333 355 001(1e) 201 : LONG,PROT,CET,X86_64 */
        {I_RDSSPQ, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+65995, 599, 6980},
};

static const struct itemplate instrux_RSTORSSP[1] = {
    /*   0 : RSTORSSP mem64 [m:        f3 0f 01 /5                       ] CET,FUTURE */
        /* 333 355 001(01) 205 : CET,FUTURE */
        {I_RSTORSSP, 1, {MEMORY|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70119, 598, 6981},
};

static const struct itemplate instrux_SAVEPREVSSP[1] = {
    /*   0 : SAVEPREVSSP void [          f3 0f 01 ea                       ] CET,FUTURE */
        /* 333 355 002(01 ea) : CET,FUTURE */
        {I_SAVEPREVSSP, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70125, 598, 6982},
};

static const struct itemplate instrux_SETSSBSY[1] = {
    /*   0 : SETSSBSY void [          f3 0f 01 e8                       ] CET,FUTURE */
        /* 333 355 002(01 e8) : CET,FUTURE */
        {I_SETSSBSY, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70131, 598, 6983},
};

static const struct itemplate instrux_WRUSSD[2] = {
    /*   0 : WRUSSD mem32,reg32 [mr:       o32 66 0f38 f5 /r                 ] CET,FUTURE */
        /* 321 361 356 001(f5) 101 : NOAPX,CET,FUTURE */
        {I_WRUSSD, 2, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66002, 600, 6984},
    /*   1 : WRUSSD mem32,reg32 [mr:       evex.nf0.nd0.l0.66.m4.w0 65 /r    ] LONG,PROT,CET,APX,X86_64 */
        /* 250(f4 7d 08) 300 001(65) 101 : LONG,EVEX,PROT,CET,APX,X86_64 */
        {I_WRUSSD, 2, {MEMORY|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+45661, 601, 6985},
};

static const struct itemplate instrux_WRUSSQ[2] = {
    /*   0 : WRUSSQ mem64,reg64 [mr:       o64 66 0f38 f5 /r                 ] LONG,PROT,CET,X86_64 */
        /* 324 361 356 001(f5) 101 : NOAPX,LONG,PROT,CET,X86_64 */
        {I_WRUSSQ, 2, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66009, 602, 6986},
    /*   1 : WRUSSQ mem64,reg64 [mr:       evex.nf0.nd0.l0.66.m4.w1 65 /r    ] LONG,PROT,CET,APX,X86_64 */
        /* 250(f4 fd 08) 300 001(65) 101 : LONG,EVEX,PROT,CET,APX,X86_64 */
        {I_WRUSSQ, 2, {MEMORY|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+45670, 601, 6987},
};

static const struct itemplate instrux_WRSSD[2] = {
    /*   0 : WRSSD mem32,reg32 [mr:       o32 0f38 f6 /r                    ] CET,FUTURE */
        /* 321 356 001(f6) 101 : NOAPX,CET,FUTURE */
        {I_WRSSD, 2, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+70137, 600, 6988},
    /*   1 : WRSSD mem32,reg32 [mr:       evex.nf0.nd0.l0.m4.w0 66 /r       ] LONG,PROT,CET,APX,X86_64 */
        /* 250(f4 7c 08) 300 001(66) 101 : LONG,EVEX,PROT,CET,APX,X86_64 */
        {I_WRSSD, 2, {MEMORY|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+45679, 601, 6989},
};

static const struct itemplate instrux_WRSSQ[2] = {
    /*   0 : WRSSQ mem64,reg64 [mr:       o64 0f38 f6 /r                    ] LONG,PROT,CET,X86_64 */
        /* 324 356 001(f6) 101 : NOAPX,LONG,PROT,CET,X86_64 */
        {I_WRSSQ, 2, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+70143, 602, 6990},
    /*   1 : WRSSQ mem64,reg64 [mr:       evex.nf0.nd0.l0.m4.w1 66 /r       ] LONG,PROT,CET,APX,X86_64 */
        /* 250(f4 fc 08) 300 001(66) 101 : LONG,EVEX,PROT,CET,APX,X86_64 */
        {I_WRSSQ, 2, {MEMORY|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+45688, 601, 6991},
};

static const struct itemplate instrux_ENQCMD[5] = {
    /*   0 : ENQCMD reg16,mem512 [rm:       a16 f2 0f38 f8 /r                 ] AR0-1,SZ,NOREX,NOAPX,NOLONG,FL,ENQCMD,FUTURE */
        /* 310 332 356 001(f8) 110 : AR0,AR1,SZ,NOREX,NOAPX,NOLONG,FL,ENQCMD,FUTURE */
        {I_ENQCMD, 2, {REG_GPR|BITS16|RN_L16,MEMORY|BITS512|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66016, 603, 6994},
    /*   1 : ENQCMD reg32,mem512 [rm:       a16 f2 0f38 f8 /r                 ] ND,AR0-1,SZ,NOREX,NOAPX,NOLONG,FL,ENQCMD,FUTURE */
        /* 310 332 356 001(f8) 110 : AR0,AR1,SZ,NOREX,NOAPX,NOLONG,FL,ENQCMD,FUTURE */
        {I_ENQCMD, 2, {REG_GPR|BITS32|RN_L16,MEMORY|BITS512|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66016, 603, 6995},
    /*   2 : ENQCMD reg32,mem512 [rm:       a32 f2 0f38 f8 /r                 ] AR0-1,SZ,FL,ENQCMD,FUTURE */
        /* 311 332 356 001(f8) 110 : AR0,AR1,SZ,NOAPX,FL,ENQCMD,FUTURE */
        {I_ENQCMD, 2, {REG_GPR|BITS32|RN_L16,MEMORY|BITS512|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66023, 604, 6996},
    /*   3 : ENQCMD reg64,mem512 [rm:       a64 f2 0f38 f8 /r                 ] AR0-1,SZ,LONG,FL,PROT,ENQCMD,X86_64 */
        /* 313 332 356 001(f8) 110 : AR0,AR1,SZ,NOAPX,LONG,FL,PROT,ENQCMD,X86_64 */
        {I_ENQCMD, 2, {REG_GPR|BITS64|RN_L16,MEMORY|BITS512|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66030, 605, 6997},
    /*   4 : ENQCMD reg64,mem512 [rm:       evex.nf0.nd0.l0.f2.m4.w1 f8 /r    ] AR0-1,SZ,LONG,FL,PRIV,PROT,ENQCMD,APX,X86_64 */
        /* 250(f4 ff 08) 300 001(f8) 110 : AR0,AR1,SZ,LONG,FL,EVEX,PRIV,PROT,ENQCMD,APX,X86_64 */
        {I_ENQCMD, 2, {REG_GPR|BITS64,MEMORY|BITS512,0,0,0}, NO_DECORATOR, nasm_bytecodes+45697, 606, 6998},
};

static const struct itemplate instrux_ENQCMDS[5] = {
    /*   0 : ENQCMDS reg16,mem512 [rm:       a16 f3 0f38 f8 /r                 ] AR0-1,SZ,NOREX,NOAPX,NOLONG,FL,PRIV,ENQCMD,FUTURE */
        /* 310 333 356 001(f8) 110 : AR0,AR1,SZ,NOREX,NOAPX,NOLONG,FL,PRIV,ENQCMD,FUTURE */
        {I_ENQCMDS, 2, {REG_GPR|BITS16|RN_L16,MEMORY|BITS512|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66037, 607, 6999},
    /*   1 : ENQCMDS reg32,mem512 [rm:       a16 f3 0f38 f8 /r                 ] ND,AR0-1,SZ,NOREX,NOAPX,NOLONG,FL,PRIV,ENQCMD,FUTURE */
        /* 310 333 356 001(f8) 110 : AR0,AR1,SZ,NOREX,NOAPX,NOLONG,FL,PRIV,ENQCMD,FUTURE */
        {I_ENQCMDS, 2, {REG_GPR|BITS32|RN_L16,MEMORY|BITS512|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66037, 607, 7000},
    /*   2 : ENQCMDS reg32,mem512 [rm:       a32 f3 0f38 f8 /r                 ] AR0-1,SZ,FL,PRIV,ENQCMD,FUTURE */
        /* 311 333 356 001(f8) 110 : AR0,AR1,SZ,NOAPX,FL,PRIV,ENQCMD,FUTURE */
        {I_ENQCMDS, 2, {REG_GPR|BITS32|RN_L16,MEMORY|BITS512|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66044, 608, 7001},
    /*   3 : ENQCMDS reg64,mem512 [rm:       a64 f3 0f38 f8 /r                 ] AR0-1,SZ,LONG,FL,PRIV,PROT,ENQCMD,X86_64 */
        /* 313 333 356 001(f8) 110 : AR0,AR1,SZ,NOAPX,LONG,FL,PRIV,PROT,ENQCMD,X86_64 */
        {I_ENQCMDS, 2, {REG_GPR|BITS64|RN_L16,MEMORY|BITS512|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66051, 609, 7002},
    /*   4 : ENQCMDS reg64,mem512 [rm:       evex.nf0.nd0.l0.f3.m4.w1 f8 /r    ] AR0-1,SZ,LONG,FL,PRIV,PROT,ENQCMD,APX,X86_64 */
        /* 250(f4 fe 08) 300 001(f8) 110 : AR0,AR1,SZ,LONG,FL,EVEX,PRIV,PROT,ENQCMD,APX,X86_64 */
        {I_ENQCMDS, 2, {REG_GPR|BITS64,MEMORY|BITS512,0,0,0}, NO_DECORATOR, nasm_bytecodes+45706, 606, 7003},
};

static const struct itemplate instrux_XRESLDTRK[1] = {
    /*   0 : XRESLDTRK void [          f2 0f 01 e9                       ] TSXLDTRK,FUTURE */
        /* 332 355 002(01 e9) : TSXLDTRK,FUTURE */
        {I_XRESLDTRK, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70149, 611, 7005},
};

static const struct itemplate instrux_XSUSLDTRK[1] = {
    /*   0 : XSUSLDTRK void [          f2 0f 01 e8                       ] TSXLDTRK,FUTURE */
        /* 332 355 002(01 e8) : TSXLDTRK,FUTURE */
        {I_XSUSLDTRK, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70155, 611, 7006},
};

static const struct itemplate instrux_VCVTNE2PS2BF16[6] = {
    /*   0 : VCVTNE2PS2BF16 xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.128.f2.0f38.w0 72 /r         ] AVX512VL,AVX512BF16,FUTURE */
        /* 241(f2 7f 08) 301 001(72) 120 : EVEX,PROT,AVX512VL,AVX512BF16,FUTURE */
        {I_VCVTNE2PS2BF16, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45715, 612, 7009},
    /*   1 : VCVTNE2PS2BF16 xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.128.f2.0f38.w0 72 /r         ] ND,AVX512VL,AVX512BF16,FUTURE */
        /* 240(f2 7f 08) 301 001(72) 110 : EVEX,PROT,AVX512VL,AVX512BF16,FUTURE */
        {I_VCVTNE2PS2BF16, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45724, 612, 7009},
    /*   2 : VCVTNE2PS2BF16 ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.256.f2.0f38.w0 72 /r         ] AVX512VL,AVX512BF16,FUTURE */
        /* 241(f2 7f 28) 301 001(72) 120 : EVEX,PROT,AVX512VL,AVX512BF16,FUTURE */
        {I_VCVTNE2PS2BF16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45733, 612, 7010},
    /*   3 : VCVTNE2PS2BF16 ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.256.f2.0f38.w0 72 /r         ] ND,AVX512VL,AVX512BF16,FUTURE */
        /* 240(f2 7f 28) 301 001(72) 110 : EVEX,PROT,AVX512VL,AVX512BF16,FUTURE */
        {I_VCVTNE2PS2BF16, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45742, 612, 7010},
    /*   4 : VCVTNE2PS2BF16 zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.512.f2.0f38.w0 72 /r         ] AVX512BF16,FUTURE */
        /* 241(f2 7f 48) 301 001(72) 120 : EVEX,PROT,AVX512BF16,FUTURE */
        {I_VCVTNE2PS2BF16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45751, 613, 7011},
    /*   5 : VCVTNE2PS2BF16 zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.512.f2.0f38.w0 72 /r         ] ND,AVX512BF16,FUTURE */
        /* 240(f2 7f 48) 301 001(72) 110 : EVEX,PROT,AVX512BF16,FUTURE */
        {I_VCVTNE2PS2BF16, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45760, 613, 7011},
};

static const struct itemplate instrux_VDPBF16PS[6] = {
    /*   0 : VDPBF16PS xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.128.f3.0f38.w0 52 /r         ] AVX512VL,AVX512BF16,FUTURE */
        /* 241(f2 7e 08) 301 001(52) 120 : EVEX,PROT,AVX512VL,AVX512BF16,FUTURE */
        {I_VDPBF16PS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45796, 612, 7015},
    /*   1 : VDPBF16PS xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.128.f3.0f38.w0 52 /r         ] ND,AVX512VL,AVX512BF16,FUTURE */
        /* 240(f2 7e 08) 301 001(52) 110 : EVEX,PROT,AVX512VL,AVX512BF16,FUTURE */
        {I_VDPBF16PS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45805, 612, 7015},
    /*   2 : VDPBF16PS ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.256.f3.0f38.w0 52 /r         ] AVX512VL,AVX512BF16,FUTURE */
        /* 241(f2 7e 28) 301 001(52) 120 : EVEX,PROT,AVX512VL,AVX512BF16,FUTURE */
        {I_VDPBF16PS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45814, 612, 7016},
    /*   3 : VDPBF16PS ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.256.f3.0f38.w0 52 /r         ] ND,AVX512VL,AVX512BF16,FUTURE */
        /* 240(f2 7e 28) 301 001(52) 110 : EVEX,PROT,AVX512VL,AVX512BF16,FUTURE */
        {I_VDPBF16PS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45823, 612, 7016},
    /*   4 : VDPBF16PS zmmreg|mask|z,zmmreg*,zmmrm512|b32 [rvm:fv:   evex.512.f3.0f38.w0 52 /r         ] AVX512BF16,FUTURE */
        /* 241(f2 7e 48) 301 001(52) 120 : EVEX,PROT,AVX512BF16,FUTURE */
        {I_VDPBF16PS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+45832, 613, 7017},
    /*   5 : VDPBF16PS zmmreg|mask|z,zmmrm512|b32 [r+vm:fv:   evex.512.f3.0f38.w0 52 /r         ] ND,AVX512BF16,FUTURE */
        /* 240(f2 7e 48) 301 001(52) 110 : EVEX,PROT,AVX512BF16,FUTURE */
        {I_VDPBF16PS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+45841, 613, 7017},
};

static const struct itemplate instrux_VP2INTERSECTD[3] = {
    /*   0 : VP2INTERSECTD kreg|rs2,xmmreg,xmmrm128|b32 [rvm:fv:   evex.nds.128.f2.0f38.w0 68 /r     ] AVX512VL,AVX512VP2INTERSECT,FUTURE */
        /* 241(f2 7f 08) 301 001(68) 120 : EVEX,PROT,AVX512VL,AVX512VP2INTERSECT,FUTURE */
        {I_VP2INTERSECTD, 3, {OPMASKREG|RS2,XMMREG,RM_XMM|BITS128,0,0}, {0,0,B32,0,0}, nasm_bytecodes+45850, 614, 7020},
    /*   1 : VP2INTERSECTD kreg|rs2,ymmreg,ymmrm256|b32 [rvm:fv:   evex.nds.256.f2.0f38.w0 68 /r     ] AVX512VL,AVX512VP2INTERSECT,FUTURE */
        /* 241(f2 7f 28) 301 001(68) 120 : EVEX,PROT,AVX512VL,AVX512VP2INTERSECT,FUTURE */
        {I_VP2INTERSECTD, 3, {OPMASKREG|RS2,YMMREG,RM_YMM|BITS256,0,0}, {0,0,B32,0,0}, nasm_bytecodes+45859, 614, 7021},
    /*   2 : VP2INTERSECTD kreg|rs2,zmmreg,zmmrm512|b32 [rvm:fv:   evex.nds.512.f2.0f38.w0 68 /r     ] AVX512F,AVX512VP2INTERSECT,FUTURE */
        /* 241(f2 7f 48) 301 001(68) 120 : EVEX,PROT,AVX512F,AVX512VP2INTERSECT,FUTURE */
        {I_VP2INTERSECTD, 3, {OPMASKREG|RS2,ZMMREG,RM_ZMM|BITS512,0,0}, {0,0,B32,0,0}, nasm_bytecodes+45868, 615, 7022},
};

static const struct itemplate instrux_VP2INTERSECTQ[3] = {
    /*   0 : VP2INTERSECTQ kreg|rs2,xmmreg,xmmrm128|b64 [rvm:fv:   evex.nds.128.f2.0f38.w1 68 /r     ] AVX512VL,AVX512VP2INTERSECT,FUTURE */
        /* 241(f2 ff 08) 301 001(68) 120 : EVEX,PROT,AVX512VL,AVX512VP2INTERSECT,FUTURE */
        {I_VP2INTERSECTQ, 3, {OPMASKREG|RS2,XMMREG,RM_XMM|BITS128,0,0}, {0,0,B64,0,0}, nasm_bytecodes+45877, 614, 7023},
    /*   1 : VP2INTERSECTQ kreg|rs2,ymmreg,ymmrm256|b64 [rvm:fv:   evex.nds.256.f2.0f38.w1 68 /r     ] AVX512VL,AVX512VP2INTERSECT,FUTURE */
        /* 241(f2 ff 28) 301 001(68) 120 : EVEX,PROT,AVX512VL,AVX512VP2INTERSECT,FUTURE */
        {I_VP2INTERSECTQ, 3, {OPMASKREG|RS2,YMMREG,RM_YMM|BITS256,0,0}, {0,0,B64,0,0}, nasm_bytecodes+45886, 614, 7024},
    /*   2 : VP2INTERSECTQ kreg|rs2,zmmreg,zmmrm512|b64 [rvm:fv:   evex.nds.512.f2.0f38.w1 68 /r     ] AVX512F,AVX512VP2INTERSECT,FUTURE */
        /* 241(f2 ff 48) 301 001(68) 120 : EVEX,PROT,AVX512F,AVX512VP2INTERSECT,FUTURE */
        {I_VP2INTERSECTQ, 3, {OPMASKREG|RS2,ZMMREG,RM_ZMM|BITS512,0,0}, {0,0,B64,0,0}, nasm_bytecodes+45895, 615, 7025},
};

static const struct itemplate instrux_LDTILECFG[2] = {
    /*   0 : LDTILECFG mem512 [m:        vex.128.np.0f38.w0 49 /0         ] AR0,SZ,LONG,PROT,AMXTILE,X86_64 */
        /* 270(002 000) 001(49) 200 : AR0,SZ,NOAPX,LONG,VEX,PROT,AMXTILE,X86_64 */
        {I_LDTILECFG, 1, {MEMORY|BITS512|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66058, 616, 7029},
    /*   1 : LDTILECFG mem512 [m:        evex.128.np.0f38.w0 49 /0         ] AR0,SZ,LONG,PROT,AMXTILE,X86_64,APX */
        /* 250(f2 7c 08) 300 001(49) 200 : AR0,SZ,LONG,EVEX,PROT,AMXTILE,APX,X86_64 */
        {I_LDTILECFG, 1, {MEMORY|BITS512,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+45904, 617, 7029},
};

static const struct itemplate instrux_STTILECFG[2] = {
    /*   0 : STTILECFG mem512 [m:        vex.128.66.0f38.w0 49 /0         ] AR0,SZ,LONG,PROT,AMXTILE,X86_64 */
        /* 270(002 001) 001(49) 200 : AR0,SZ,NOAPX,LONG,VEX,PROT,AMXTILE,X86_64 */
        {I_STTILECFG, 1, {MEMORY|BITS512|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66065, 616, 7030},
    /*   1 : STTILECFG mem512 [m:        evex.128.66.0f38.w0 49 /0         ] AR0,SZ,LONG,PROT,AMXTILE,X86_64,APX */
        /* 250(f2 7d 08) 300 001(49) 200 : AR0,SZ,LONG,EVEX,PROT,AMXTILE,APX,X86_64 */
        {I_STTILECFG, 1, {MEMORY|BITS512,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+45913, 617, 7030},
};

static const struct itemplate instrux_TDPBF16PS[1] = {
    /*   0 : TDPBF16PS tmmreg,tmmreg,tmmreg [rmv:      vex.128.f3.0f38.w0 5c /r          ] LONG,PROT,AMXBF16,X86_64 */
        /* 262(002 002) 001(5c) 110 : NOAPX,LONG,VEX,PROT,AMXBF16,X86_64 */
        {I_TDPBF16PS, 3, {TMMREG|RN_L16,TMMREG|RN_L16,TMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+66072, 618, 7031},
};

static const struct itemplate instrux_TDPFP16PS[1] = {
    /*   0 : TDPFP16PS tmmreg,tmmreg,tmmreg [rmv:      vex.128.f2.0f38.w0 5c /r          ] LONG,PROT,AMXFP16,X86_64 */
        /* 262(002 003) 001(5c) 110 : NOAPX,LONG,VEX,PROT,AMXFP16,X86_64 */
        {I_TDPFP16PS, 3, {TMMREG|RN_L16,TMMREG|RN_L16,TMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+66079, 619, 7032},
};

static const struct itemplate instrux_TCMMIMFP16PS[1] = {
    /*   0 : TCMMIMFP16PS tmmreg,tmmreg,tmmreg [rmv:      vex.128.66.0f38.w0 6c /r          ] LONG,PROT,AMXCOMPLEX,X86_64 */
        /* 262(002 001) 001(6c) 110 : NOAPX,LONG,VEX,PROT,AMXCOMPLEX,X86_64 */
        {I_TCMMIMFP16PS, 3, {TMMREG|RN_L16,TMMREG|RN_L16,TMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+66086, 620, 7033},
};

static const struct itemplate instrux_TCMMRLFP16PS[1] = {
    /*   0 : TCMMRLFP16PS tmmreg,tmmreg,tmmreg [rmv:      vex.128.np.0f38.w0 6c /r          ] LONG,PROT,AMXCOMPLEX,X86_64 */
        /* 262(002 000) 001(6c) 110 : NOAPX,LONG,VEX,PROT,AMXCOMPLEX,X86_64 */
        {I_TCMMRLFP16PS, 3, {TMMREG|RN_L16,TMMREG|RN_L16,TMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+66093, 620, 7034},
};

static const struct itemplate instrux_TDPBSSD[1] = {
    /*   0 : TDPBSSD tmmreg,tmmreg,tmmreg [rmv:      vex.128.f2.0f38.w0 5e /r          ] LONG,PROT,AMXINT8,X86_64 */
        /* 262(002 003) 001(5e) 110 : NOAPX,LONG,VEX,PROT,AMXINT8,X86_64 */
        {I_TDPBSSD, 3, {TMMREG|RN_L16,TMMREG|RN_L16,TMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+66100, 621, 7035},
};

static const struct itemplate instrux_TDPBSUD[1] = {
    /*   0 : TDPBSUD tmmreg,tmmreg,tmmreg [rmv:      vex.128.f3.0f38.w0 5e /r          ] LONG,PROT,AMXINT8,X86_64 */
        /* 262(002 002) 001(5e) 110 : NOAPX,LONG,VEX,PROT,AMXINT8,X86_64 */
        {I_TDPBSUD, 3, {TMMREG|RN_L16,TMMREG|RN_L16,TMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+66107, 621, 7036},
};

static const struct itemplate instrux_TDPBUSD[1] = {
    /*   0 : TDPBUSD tmmreg,tmmreg,tmmreg [rmv:      vex.128.66.0f38.w0 5e /r          ] LONG,PROT,AMXINT8,X86_64 */
        /* 262(002 001) 001(5e) 110 : NOAPX,LONG,VEX,PROT,AMXINT8,X86_64 */
        {I_TDPBUSD, 3, {TMMREG|RN_L16,TMMREG|RN_L16,TMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+66114, 621, 7037},
};

static const struct itemplate instrux_TDPBUUD[1] = {
    /*   0 : TDPBUUD tmmreg,tmmreg,tmmreg [rmv:      vex.128.np.0f38.w0 5e /r          ] LONG,PROT,AMXINT8,X86_64 */
        /* 262(002 000) 001(5e) 110 : NOAPX,LONG,VEX,PROT,AMXINT8,X86_64 */
        {I_TDPBUUD, 3, {TMMREG|RN_L16,TMMREG|RN_L16,TMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+66121, 621, 7038},
};

static const struct itemplate instrux_TILELOADD[2] = {
    /*   0 : TILELOADD tmmreg,mem [rm:       vex.128.f2.0f38.w0 4b /r         ] AR1,ANYSIZE,SIB,LONG,MIB,PROT,AMXTILE,APX,X86_64 */
        /* 270(002 003) 001(4b) 110 : AR1,ANYSIZE,NOAPX,SIB,LONG,MIB,VEX,PROT,AMXTILE,APX,X86_64 */
        {I_TILELOADD, 2, {TMMREG|RN_L16,MEMORY|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66128, 622, 7039},
    /*   1 : TILELOADD tmmreg,mem [rm:       evex.128.f2.0f38.w0 4b /r         ] AR1,ANYSIZE,SIB,LONG,MIB,PROT,AMXTILE,APX,X86_64,APX */
        /* 250(f2 7f 08) 300 001(4b) 110 : AR1,ANYSIZE,SIB,LONG,MIB,EVEX,PROT,AMXTILE,APX,X86_64 */
        {I_TILELOADD, 2, {TMMREG,MEMORY,0,0,0}, NO_DECORATOR, nasm_bytecodes+45922, 623, 7039},
};

static const struct itemplate instrux_TILELOADDT1[2] = {
    /*   0 : TILELOADDT1 tmmreg,mem [rm:       vex.128.66.0f38.w0 4b /r         ] AR1,ANYSIZE,SIB,LONG,MIB,PROT,AMXTILE,APX,X86_64 */
        /* 270(002 001) 001(4b) 110 : AR1,ANYSIZE,NOAPX,SIB,LONG,MIB,VEX,PROT,AMXTILE,APX,X86_64 */
        {I_TILELOADDT1, 2, {TMMREG|RN_L16,MEMORY|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66135, 622, 7040},
    /*   1 : TILELOADDT1 tmmreg,mem [rm:       evex.128.66.0f38.w0 4b /r         ] AR1,ANYSIZE,SIB,LONG,MIB,PROT,AMXTILE,APX,X86_64,APX */
        /* 250(f2 7d 08) 300 001(4b) 110 : AR1,ANYSIZE,SIB,LONG,MIB,EVEX,PROT,AMXTILE,APX,X86_64 */
        {I_TILELOADDT1, 2, {TMMREG,MEMORY,0,0,0}, NO_DECORATOR, nasm_bytecodes+45931, 623, 7040},
};

static const struct itemplate instrux_TILERELEASE[1] = {
    /*   0 : TILERELEASE void [          vex.128.np.0f38.w0 49 c0          ] LONG,PROT,AMXTILE,X86_64 */
        /* 270(002 000) 002(49 c0) : NOAPX,LONG,VEX,PROT,AMXTILE,X86_64 */
        {I_TILERELEASE, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66142, 624, 7041},
};

static const struct itemplate instrux_TILESTORED[2] = {
    /*   0 : TILESTORED mem,tmmreg [mr:       vex.128.f3.0f38.w0 4b /r         ] AR0,ANYSIZE,SIB,LONG,MIB,PROT,AMXTILE,APX,X86_64 */
        /* 270(002 002) 001(4b) 101 : AR0,ANYSIZE,NOAPX,SIB,LONG,MIB,VEX,PROT,AMXTILE,APX,X86_64 */
        {I_TILESTORED, 2, {MEMORY|RN_L16,TMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66149, 625, 7042},
    /*   1 : TILESTORED mem,tmmreg [mr:       evex.128.f3.0f38.w0 4b /r         ] AR0,ANYSIZE,SIB,LONG,MIB,PROT,AMXTILE,APX,X86_64,APX */
        /* 250(f2 7e 08) 300 001(4b) 101 : AR0,ANYSIZE,SIB,LONG,MIB,EVEX,PROT,AMXTILE,APX,X86_64 */
        {I_TILESTORED, 2, {MEMORY,TMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+45940, 626, 7042},
};

static const struct itemplate instrux_TILEZERO[1] = {
    /*   0 : TILEZERO tmmreg [r:        vex.128.f2.0f38.w0 49 /3r0        ] LONG,PROT,AMXTILE,X86_64 */
        /* 270(002 003) 001(49) 171(300) : NOAPX,LONG,VEX,PROT,AMXTILE,X86_64 */
        {I_TILEZERO, 1, {TMMREG|RN_L16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+54843, 624, 7043},
};

static const struct itemplate instrux_TILELOADDRS[2] = {
    /*   0 : TILELOADDRS tmmreg,mem [rm:       vex.128.f2.0f38.w0 4a /r         ] AR1,ANYSIZE,SIB,LONG,MIB,PROT,AMXTILE,AMXMOVRS,APX,X86_64,FUTURE */
        /* 270(002 003) 001(4a) 110 : AR1,ANYSIZE,NOAPX,SIB,LONG,MIB,VEX,PROT,AMXTILE,AMXMOVRS,APX,FUTURE */
        {I_TILELOADDRS, 2, {TMMREG|RN_L16,MEMORY|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66156, 627, 7045},
    /*   1 : TILELOADDRS tmmreg,mem [rm:       evex.128.f2.0f38.w0 4a /r         ] AR1,ANYSIZE,SIB,LONG,MIB,PROT,AMXTILE,AMXMOVRS,APX,X86_64,FUTURE,APX */
        /* 250(f2 7f 08) 300 001(4a) 110 : AR1,ANYSIZE,SIB,LONG,MIB,EVEX,PROT,AMXTILE,AMXMOVRS,APX,FUTURE */
        {I_TILELOADDRS, 2, {TMMREG,MEMORY,0,0,0}, NO_DECORATOR, nasm_bytecodes+45949, 628, 7045},
};

static const struct itemplate instrux_TILELOADDRST1[2] = {
    /*   0 : TILELOADDRST1 tmmreg,mem [rm:       vex.128.66.0f38.w0 4a /r         ] AR1,ANYSIZE,SIB,LONG,MIB,PROT,AMXTILE,AMXMOVRS,APX,X86_64,FUTURE */
        /* 270(002 001) 001(4a) 110 : AR1,ANYSIZE,NOAPX,SIB,LONG,MIB,VEX,PROT,AMXTILE,AMXMOVRS,APX,FUTURE */
        {I_TILELOADDRST1, 2, {TMMREG|RN_L16,MEMORY|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66163, 627, 7046},
    /*   1 : TILELOADDRST1 tmmreg,mem [rm:       evex.128.66.0f38.w0 4a /r         ] AR1,ANYSIZE,SIB,LONG,MIB,PROT,AMXTILE,AMXMOVRS,APX,X86_64,FUTURE,APX */
        /* 250(f2 7d 08) 300 001(4a) 110 : AR1,ANYSIZE,SIB,LONG,MIB,EVEX,PROT,AMXTILE,AMXMOVRS,APX,FUTURE */
        {I_TILELOADDRST1, 2, {TMMREG,MEMORY,0,0,0}, NO_DECORATOR, nasm_bytecodes+45958, 628, 7046},
};

static const struct itemplate instrux_T2RPNTLVWZ0[1] = {
    /*   0 : T2RPNTLVWZ0 tmmreg,mem [rm:       vex.128.np.0f38.w0 6e /r          ] SIB,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        /* 270(002 000) 001(6e) 110 : NOAPX,SIB,VEX,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        {I_T2RPNTLVWZ0, 2, {TMMREG|RN_L16,MEMORY|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66170, 629, 7048},
};

static const struct itemplate instrux_T2RPNTLVWZ0T1[1] = {
    /*   0 : T2RPNTLVWZ0T1 tmmreg,mem [rm:       vex.128.np.0f38.w0 6f /r          ] SIB,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        /* 270(002 000) 001(6f) 110 : NOAPX,SIB,VEX,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        {I_T2RPNTLVWZ0T1, 2, {TMMREG|RN_L16,MEMORY|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66177, 629, 7049},
};

static const struct itemplate instrux_T2RPNTLVWZ1[1] = {
    /*   0 : T2RPNTLVWZ1 tmmreg,mem [rm:       vex.128.66.0f38.w0 6e /r          ] SIB,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        /* 270(002 001) 001(6e) 110 : NOAPX,SIB,VEX,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        {I_T2RPNTLVWZ1, 2, {TMMREG|RN_L16,MEMORY|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66184, 629, 7050},
};

static const struct itemplate instrux_T2RPNTLVWZ1T1[1] = {
    /*   0 : T2RPNTLVWZ1T1 tmmreg,mem [rm:       vex.128.66.0f38.w0 6f /r          ] SIB,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        /* 270(002 001) 001(6f) 110 : NOAPX,SIB,VEX,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        {I_T2RPNTLVWZ1T1, 2, {TMMREG|RN_L16,MEMORY|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66191, 629, 7051},
};

static const struct itemplate instrux_T2RPNTLVWZ0RS[1] = {
    /*   0 : T2RPNTLVWZ0RS tmmreg,mem [rm:       vex.128.np.map5.w0 f8 /r          ] SIB,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        /* 270(005 000) 001(f8) 110 : NOAPX,SIB,VEX,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        {I_T2RPNTLVWZ0RS, 2, {TMMREG|RN_L16,MEMORY|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66198, 629, 7052},
};

static const struct itemplate instrux_T2RPNTLVWZ0RST1[1] = {
    /*   0 : T2RPNTLVWZ0RST1 tmmreg,mem [rm:       vex.128.np.map5.w0 f9 /r          ] SIB,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        /* 270(005 000) 001(f9) 110 : NOAPX,SIB,VEX,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        {I_T2RPNTLVWZ0RST1, 2, {TMMREG|RN_L16,MEMORY|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66205, 629, 7053},
};

static const struct itemplate instrux_T2RPNTLVWZ1RS[1] = {
    /*   0 : T2RPNTLVWZ1RS tmmreg,mem [rm:       vex.128.66.map5.w0 f8 /r          ] SIB,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        /* 270(005 001) 001(f8) 110 : NOAPX,SIB,VEX,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        {I_T2RPNTLVWZ1RS, 2, {TMMREG|RN_L16,MEMORY|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66212, 629, 7054},
};

static const struct itemplate instrux_T2RPNTLVWZ1RST1[1] = {
    /*   0 : T2RPNTLVWZ1RST1 tmmreg,mem [rm:       vex.128.66.map5.w0 f9 /r          ] SIB,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        /* 270(005 001) 001(f9) 110 : NOAPX,SIB,VEX,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        {I_T2RPNTLVWZ1RST1, 2, {TMMREG|RN_L16,MEMORY|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66219, 629, 7055},
};

static const struct itemplate instrux_TCONJTCMMIMFP16PS[1] = {
    /*   0 : TCONJTCMMIMFP16PS tmmreg,tmmreg,tmmreg [rmv:      vex.128.np.0f38.w0 6b /r          ] AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        /* 262(002 000) 001(6b) 110 : NOAPX,VEX,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        {I_TCONJTCMMIMFP16PS, 3, {TMMREG|RN_L16,TMMREG|RN_L16,TMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+66226, 630, 7056},
};

static const struct itemplate instrux_TCONJTFP16[1] = {
    /*   0 : TCONJTFP16 tmmreg,tmmreg [rm:       vex.128.66.0f38.w0 6b /r          ] AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        /* 270(002 001) 001(6b) 110 : NOAPX,VEX,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        {I_TCONJTFP16, 2, {TMMREG|RN_L16,TMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66233, 630, 7057},
};

static const struct itemplate instrux_TCVTROWD2PS[2] = {
    /*   0 : TCVTROWD2PS zmmreg,tmmreg,reg32 [rmv:      evex.512.f3.0f38.w0 4a /r         ] AMXAVX512,FUTURE */
        /* 242(f2 7e 48) 300 001(4a) 110 : EVEX,PROT,AMXAVX512,FUTURE */
        {I_TCVTROWD2PS, 3, {ZMMREG,TMMREG,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+45967, 631, 7058},
    /*   1 : TCVTROWD2PS zmmreg,tmmreg,imm8 [rmi:      evex.512.f3.0f3a.w0 07 /r ib      ] AMXAVX512,FUTURE */
        /* 250(f3 7e 48) 300 001(07) 110 022 : EVEX,PROT,AMXAVX512,FUTURE */
        {I_TCVTROWD2PS, 3, {ZMMREG,TMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+22643, 631, 7059},
};

static const struct itemplate instrux_TCVTROWPS2BF16H[2] = {
    /*   0 : TCVTROWPS2BF16H zmmreg,tmmreg,reg32 [rmv:      evex.512.f2.0f38.w0 6d /r         ] AMXAVX512,FUTURE */
        /* 242(f2 7f 48) 300 001(6d) 110 : EVEX,PROT,AMXAVX512,FUTURE */
        {I_TCVTROWPS2BF16H, 3, {ZMMREG,TMMREG,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+45976, 631, 7060},
    /*   1 : TCVTROWPS2BF16H zmmreg,tmmreg,imm8 [rmi:      evex.512.f2.0f3a.w0 07 /r ib      ] AMXAVX512,FUTURE */
        /* 250(f3 7f 48) 300 001(07) 110 022 : EVEX,PROT,AMXAVX512,FUTURE */
        {I_TCVTROWPS2BF16H, 3, {ZMMREG,TMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+22653, 631, 7061},
};

static const struct itemplate instrux_TCVTROWPS2BF16L[2] = {
    /*   0 : TCVTROWPS2BF16L zmmreg,tmmreg,reg32 [rmv:      evex.512.f3.0f38.w0 6d /r         ] AMXAVX512,FUTURE */
        /* 242(f2 7e 48) 300 001(6d) 110 : EVEX,PROT,AMXAVX512,FUTURE */
        {I_TCVTROWPS2BF16L, 3, {ZMMREG,TMMREG,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+45985, 631, 7062},
    /*   1 : TCVTROWPS2BF16L zmmreg,tmmreg,imm8 [rmi:      evex.512.f3.0f3a.w0 77 /r ib      ] AMXAVX512,FUTURE */
        /* 250(f3 7e 48) 300 001(77) 110 022 : EVEX,PROT,AMXAVX512,FUTURE */
        {I_TCVTROWPS2BF16L, 3, {ZMMREG,TMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+22663, 631, 7063},
};

static const struct itemplate instrux_TCVTROWPS2PHH[2] = {
    /*   0 : TCVTROWPS2PHH zmmreg,tmmreg,reg32 [rmv:      evex.512.np.0f38.w0 6d /r         ] AMXAVX512,FUTURE */
        /* 242(f2 7c 48) 300 001(6d) 110 : EVEX,PROT,AMXAVX512,FUTURE */
        {I_TCVTROWPS2PHH, 3, {ZMMREG,TMMREG,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+45994, 631, 7064},
    /*   1 : TCVTROWPS2PHH zmmreg,tmmreg,imm8 [rmi:      evex.512.np.0f3a.w0 07 /r ib      ] AMXAVX512,FUTURE */
        /* 250(f3 7c 48) 300 001(07) 110 022 : EVEX,PROT,AMXAVX512,FUTURE */
        {I_TCVTROWPS2PHH, 3, {ZMMREG,TMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+22673, 631, 7065},
};

static const struct itemplate instrux_TCVTROWPS2PHL[2] = {
    /*   0 : TCVTROWPS2PHL zmmreg,tmmreg,reg32 [rmv:      evex.512.66.0f38.w0 6d /r         ] AMXAVX512,FUTURE */
        /* 242(f2 7d 48) 300 001(6d) 110 : EVEX,PROT,AMXAVX512,FUTURE */
        {I_TCVTROWPS2PHL, 3, {ZMMREG,TMMREG,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+46003, 631, 7066},
    /*   1 : TCVTROWPS2PHL zmmreg,tmmreg,imm8 [rmi:      evex.512.f2.0f3a.w0 77 /r ib      ] AMXAVX512,FUTURE */
        /* 250(f3 7f 48) 300 001(77) 110 022 : EVEX,PROT,AMXAVX512,FUTURE */
        {I_TCVTROWPS2PHL, 3, {ZMMREG,TMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+22683, 631, 7067},
};

static const struct itemplate instrux_TDPBF8PS[1] = {
    /*   0 : TDPBF8PS tmmreg,tmmreg,tmmreg [rmv:      vex.128.np.map5.w0 fd /r          ] AMXFP8,FUTURE */
        /* 262(005 000) 001(fd) 110 : NOAPX,VEX,AMXFP8,FUTURE */
        {I_TDPBF8PS, 3, {TMMREG|RN_L16,TMMREG|RN_L16,TMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+66240, 632, 7068},
};

static const struct itemplate instrux_TDPBHF8PS[1] = {
    /*   0 : TDPBHF8PS tmmreg,tmmreg,tmmreg [rmv:      vex.128.f2.map5.w0 fd /r          ] AMXFP8,FUTURE */
        /* 262(005 003) 001(fd) 110 : NOAPX,VEX,AMXFP8,FUTURE */
        {I_TDPBHF8PS, 3, {TMMREG|RN_L16,TMMREG|RN_L16,TMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+66247, 632, 7069},
};

static const struct itemplate instrux_TDPHBF8PS[1] = {
    /*   0 : TDPHBF8PS tmmreg,tmmreg,tmmreg [rmv:      vex.128.f3.map5.w0 fd /r          ] AMXFP8,FUTURE */
        /* 262(005 002) 001(fd) 110 : NOAPX,VEX,AMXFP8,FUTURE */
        {I_TDPHBF8PS, 3, {TMMREG|RN_L16,TMMREG|RN_L16,TMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+66254, 632, 7070},
};

static const struct itemplate instrux_TDPHF8PS[1] = {
    /*   0 : TDPHF8PS tmmreg,tmmreg,tmmreg [rmv:      vex.128.66.map5.w0 fd /r          ] AMXFP8,FUTURE */
        /* 262(005 001) 001(fd) 110 : NOAPX,VEX,AMXFP8,FUTURE */
        {I_TDPHF8PS, 3, {TMMREG|RN_L16,TMMREG|RN_L16,TMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+66261, 632, 7071},
};

static const struct itemplate instrux_TILEMOVROW[2] = {
    /*   0 : TILEMOVROW zmmreg,tmmreg,imm8 [rmi:      evex.512.66.0f3a.w0 07 /r ib      ] AMXAVX512,FUTURE */
        /* 250(f3 7d 48) 300 001(07) 110 022 : EVEX,PROT,AMXAVX512,FUTURE */
        {I_TILEMOVROW, 3, {ZMMREG,TMMREG,IMM_NORMAL|BITS8,0,0}, NO_DECORATOR, nasm_bytecodes+22693, 631, 7072},
    /*   1 : TILEMOVROW zmmreg,tmmreg,reg32 [rmv:      evex.512.66.0f38.w0 4a /r         ] AMXAVX512,FUTURE */
        /* 242(f2 7d 48) 300 001(4a) 110 : EVEX,PROT,AMXAVX512,FUTURE */
        {I_TILEMOVROW, 3, {ZMMREG,TMMREG,REG_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+46012, 631, 7073},
};

static const struct itemplate instrux_TMMULTF32PS[1] = {
    /*   0 : TMMULTF32PS tmmreg,tmmreg,tmmreg [rmv:      vex.128.66.0f38.w0 48 /r          ] AMXTF32,FUTURE */
        /* 262(002 001) 001(48) 110 : NOAPX,VEX,AMXTF32,FUTURE */
        {I_TMMULTF32PS, 3, {TMMREG|RN_L16,TMMREG|RN_L16,TMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+66268, 633, 7074},
};

static const struct itemplate instrux_TTCMMIMFP16PS[1] = {
    /*   0 : TTCMMIMFP16PS tmmreg,tmmreg,tmmreg [rmv:      vex.128.f2.0f38.w0 6b /r          ] AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        /* 262(002 003) 001(6b) 110 : NOAPX,VEX,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        {I_TTCMMIMFP16PS, 3, {TMMREG|RN_L16,TMMREG|RN_L16,TMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+66275, 630, 7075},
};

static const struct itemplate instrux_TTCMMRLFP16PS[1] = {
    /*   0 : TTCMMRLFP16PS tmmreg,tmmreg,tmmreg [rmv:      vex.128.f3.0f38.w0 6b /r          ] AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        /* 262(002 002) 001(6b) 110 : NOAPX,VEX,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        {I_TTCMMRLFP16PS, 3, {TMMREG|RN_L16,TMMREG|RN_L16,TMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+66282, 630, 7076},
};

static const struct itemplate instrux_TTDPBF16PS[1] = {
    /*   0 : TTDPBF16PS tmmreg,tmmreg,tmmreg [rmv:      vex.128.f3.0f38.w0 6c /r          ] AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        /* 262(002 002) 001(6c) 110 : NOAPX,VEX,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        {I_TTDPBF16PS, 3, {TMMREG|RN_L16,TMMREG|RN_L16,TMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+66289, 630, 7077},
};

static const struct itemplate instrux_TTDPFP16PS[1] = {
    /*   0 : TTDPFP16PS tmmreg,tmmreg,tmmreg [rmv:      vex.128.f2.0f38.w0 6c /r          ] AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        /* 262(002 003) 001(6c) 110 : NOAPX,VEX,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        {I_TTDPFP16PS, 3, {TMMREG|RN_L16,TMMREG|RN_L16,TMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+66296, 630, 7078},
};

static const struct itemplate instrux_TTMMULTF32PS[1] = {
    /*   0 : TTMMULTF32PS tmmreg,tmmreg,tmmreg [rmv:      vex.128.np.0f38.w0 48 /r          ] AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        /* 262(002 000) 001(48) 110 : NOAPX,VEX,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        {I_TTMMULTF32PS, 3, {TMMREG|RN_L16,TMMREG|RN_L16,TMMREG|RN_L16,0,0}, NO_DECORATOR, nasm_bytecodes+66303, 630, 7079},
};

static const struct itemplate instrux_TTRANSPOSED[1] = {
    /*   0 : TTRANSPOSED tmmreg,tmmreg [rm:       vex.128.f3.0f38.w0 5f /r          ] AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        /* 270(002 002) 001(5f) 110 : NOAPX,VEX,AMXTRANSPOSE,OBSOLETE,NEVER,FUTURE */
        {I_TTRANSPOSED, 2, {TMMREG|RN_L16,TMMREG|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66310, 630, 7080},
};

static const struct itemplate instrux_VADDPH[6] = {
    /*   0 : VADDPH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.np.map5.w0 58 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f5 7c 08) 301 001(58) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VADDPH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+46021, 564, 7083},
    /*   1 : VADDPH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.np.map5.w0 58 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f5 7c 08) 301 001(58) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VADDPH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46030, 564, 7083},
    /*   2 : VADDPH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.np.map5.w0 58 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f5 7c 28) 301 001(58) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VADDPH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+46039, 564, 7084},
    /*   3 : VADDPH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.np.map5.w0 58 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f5 7c 28) 301 001(58) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VADDPH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46048, 564, 7084},
    /*   4 : VADDPH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.np.map5.w0 58 /r     ] AVX512FP16,FUTURE */
        /* 241(f5 7c 48) 301 001(58) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VADDPH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+46057, 565, 7085},
    /*   5 : VADDPH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.np.map5.w0 58 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f5 7c 48) 301 001(58) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VADDPH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+46066, 565, 7085},
};

static const struct itemplate instrux_VADDSH[2] = {
    /*   0 : VADDSH xmmreg|mask|z,xmmreg*,xmmrm16|er [rvm:t1s16:evex.nds.lig.f3.map5.w0 58 /r     ] AVX512FP16,FUTURE */
        /* 241(f5 7e 08) 305 001(58) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VADDSH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+46075, 566, 7086},
    /*   1 : VADDSH xmmreg|mask|z,xmmrm16|er [r+vm:t1s16:evex.nds.lig.f3.map5.w0 58 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f5 7e 08) 305 001(58) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VADDSH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+46084, 566, 7086},
};

static const struct itemplate instrux_VCMPPH[6] = {
    /*   0 : VCMPPH kreg|mask,xmmreg*,xmmrm128|b16,imm8 [rvmi:fv:  evex.nds.128.np.0f3a.w0 C2 /r ib  ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f3 7c 08) 301 001(c2) 120 023 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCMPPH, 4, {OPMASKREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK,0,B16,0,0}, nasm_bytecodes+22703, 564, 7087},
    /*   1 : VCMPPH kreg|mask,xmmrm128|b16,imm8 [r+vmi:fv:  evex.nds.128.np.0f3a.w0 C2 /r ib  ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f3 7c 08) 301 001(c2) 110 022 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCMPPH, 3, {OPMASKREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK,B16,0,0,0}, nasm_bytecodes+22713, 564, 7087},
    /*   2 : VCMPPH kreg|mask,ymmreg*,ymmrm256|b16,imm8 [rvmi:fv:  evex.nds.256.np.0f3a.w0 C2 /r ib  ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f3 7c 28) 301 001(c2) 120 023 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCMPPH, 4, {OPMASKREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK,0,B16,0,0}, nasm_bytecodes+22723, 564, 7088},
    /*   3 : VCMPPH kreg|mask,ymmrm256|b16,imm8 [r+vmi:fv:  evex.nds.256.np.0f3a.w0 C2 /r ib  ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f3 7c 28) 301 001(c2) 110 022 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCMPPH, 3, {OPMASKREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK,B16,0,0,0}, nasm_bytecodes+22733, 564, 7088},
    /*   4 : VCMPPH kreg|mask,zmmreg*,zmmrm512|b16|sae,imm8 [rvmi:fv:  evex.nds.512.np.0f3a.w0 C2 /r ib  ] AVX512FP16,FUTURE */
        /* 241(f3 7c 48) 301 001(c2) 120 023 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCMPPH, 4, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK,0,B16|SAE,0,0}, nasm_bytecodes+22743, 565, 7089},
    /*   5 : VCMPPH kreg|mask,zmmrm512|b16|sae,imm8 [r+vmi:fv:  evex.nds.512.np.0f3a.w0 C2 /r ib  ] ND,AVX512FP16,FUTURE */
        /* 240(f3 7c 48) 301 001(c2) 110 022 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCMPPH, 3, {OPMASKREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK,B16|SAE,0,0,0}, nasm_bytecodes+22753, 565, 7089},
};

static const struct itemplate instrux_VCMPSH[2] = {
    /*   0 : VCMPSH kreg|mask,xmmreg*,xmmrm16|sae,imm8 [rvmi:t1s16:evex.nds.lig.f3.0f3a.w0 C2 /r ib  ] AVX512FP16,FUTURE */
        /* 241(f3 7e 08) 305 001(c2) 120 023 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCMPSH, 4, {OPMASKREG,XMMREG,RM_XMM|BITS16,IMM_NORMAL|BITS8,0}, {MASK,0,SAE,0,0}, nasm_bytecodes+22763, 566, 7090},
    /*   1 : VCMPSH kreg|mask,xmmrm16|sae,imm8 [r+vmi:t1s16:evex.nds.lig.f3.0f3a.w0 C2 /r ib  ] ND,AVX512FP16,FUTURE */
        /* 240(f3 7e 08) 305 001(c2) 110 022 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCMPSH, 3, {OPMASKREG,RM_XMM|BITS16,IMM_NORMAL|BITS8,0,0}, {MASK,SAE,0,0,0}, nasm_bytecodes+22773, 566, 7090},
};

static const struct itemplate instrux_VCOMISH[1] = {
    /*   0 : VCOMISH xmmreg,xmmrm16|sae [rm:fv:    evex.lig.np.map5.w0 2F /r         ] FL,AVX512FP16,FUTURE */
        /* 250(f5 7c 08) 301 001(2f) 110 : LIG,FL,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCOMISH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+46093, 634, 7091},
};

static const struct itemplate instrux_VCVTDQ2PH[3] = {
    /*   0 : VCVTDQ2PH xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.np.map5.w0 5B /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7c 08) 301 001(5b) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTDQ2PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+46102, 564, 7092},
    /*   1 : VCVTDQ2PH xmmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.np.map5.w0 5B /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7c 28) 301 001(5b) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTDQ2PH, 2, {XMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+46111, 564, 7093},
    /*   2 : VCVTDQ2PH ymmreg|mask|z,zmmrm512|b32|er [rm:fv:    evex.512.np.map5.w0 5B /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7c 48) 301 001(5b) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTDQ2PH, 2, {YMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+46120, 565, 7094},
};

static const struct itemplate instrux_VCVTPD2PH[3] = {
    /*   0 : VCVTPD2PH xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.66.map5.w1 5a /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 fd 08) 301 001(5a) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTPD2PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+46129, 564, 7095},
    /*   1 : VCVTPD2PH xmmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.66.map5.w1 5a /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 fd 28) 301 001(5a) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTPD2PH, 2, {XMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+46138, 564, 7096},
    /*   2 : VCVTPD2PH xmmreg|mask|z,zmmrm512|b64|er [rm:fv:    evex.512.66.map5.w1 5a /r         ] AVX512FP16,FUTURE */
        /* 250(f5 fd 48) 301 001(5a) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTPD2PH, 2, {XMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|ER,0,0,0}, nasm_bytecodes+46147, 565, 7097},
};

static const struct itemplate instrux_VCVTPH2DQ[3] = {
    /*   0 : VCVTPH2DQ xmmreg|mask|z,xmmrm64|b16 [rm:hv:    evex.128.66.map5.w0 5B /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7d 08) 302 001(5b) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTPH2DQ, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46156, 564, 7098},
    /*   1 : VCVTPH2DQ ymmreg|mask|z,xmmrm128|b16 [rm:hv:    evex.256.66.map5.w0 5B /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7d 28) 302 001(5b) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTPH2DQ, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46165, 564, 7099},
    /*   2 : VCVTPH2DQ zmmreg|mask|z,ymmrm256|b16|er [rm:hv:    evex.512.66.map5.w0 5B /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7d 48) 302 001(5b) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTPH2DQ, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+46174, 565, 7100},
};

static const struct itemplate instrux_VCVTPH2PD[3] = {
    /*   0 : VCVTPH2PD xmmreg|mask|z,xmmrm32|b16 [rm:qvm:   evex.128.np.map5.w0 5A /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7c 08) 315 001(5a) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTPH2PD, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46183, 564, 7101},
    /*   1 : VCVTPH2PD ymmreg|mask|z,xmmrm64|b16 [rm:qvm:   evex.256.np.map5.w0 5A /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7c 28) 315 001(5a) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTPH2PD, 2, {YMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46192, 564, 7102},
    /*   2 : VCVTPH2PD zmmreg|mask|z,xmmrm128|b16|sae [rm:qvm:   evex.512.np.map5.w0 5A /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7c 48) 315 001(5a) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTPH2PD, 2, {ZMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16|SAE,0,0,0}, nasm_bytecodes+46201, 565, 7103},
};

static const struct itemplate instrux_VCVTPH2PSX[3] = {
    /*   0 : VCVTPH2PSX xmmreg|mask|z,xmmrm64|b16 [rm:hv:    evex.128.66.map6.w0 13 /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f6 7d 08) 302 001(13) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTPH2PSX, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46210, 564, 7107},
    /*   1 : VCVTPH2PSX ymmreg|mask|z,xmmrm128|b16 [rm:hv:    evex.256.66.map6.w0 13 /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f6 7d 28) 302 001(13) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTPH2PSX, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46219, 564, 7108},
    /*   2 : VCVTPH2PSX zmmreg|mask|z,ymmrm256|b16|sae [rm:hv:    evex.512.66.map6.w0 13 /r         ] AVX512FP16,FUTURE */
        /* 250(f6 7d 48) 302 001(13) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTPH2PSX, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16|SAE,0,0,0}, nasm_bytecodes+46228, 565, 7109},
};

static const struct itemplate instrux_VCVTPH2QQ[3] = {
    /*   0 : VCVTPH2QQ xmmreg|mask|z,xmmrm32|b16 [rm:qvm:   evex.128.66.map5.w0 7b /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7d 08) 315 001(7b) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTPH2QQ, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46237, 564, 7110},
    /*   1 : VCVTPH2QQ ymmreg|mask|z,xmmrm64|b16 [rm:qvm:   evex.256.66.map5.w0 7b /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7d 28) 315 001(7b) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTPH2QQ, 2, {YMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46246, 564, 7111},
    /*   2 : VCVTPH2QQ zmmreg|mask|z,xmmrm128|b16|er [rm:qvm:   evex.512.66.map5.w0 7b /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7d 48) 315 001(7b) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTPH2QQ, 2, {ZMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+46255, 565, 7112},
};

static const struct itemplate instrux_VCVTPH2UDQ[3] = {
    /*   0 : VCVTPH2UDQ xmmreg|mask|z,xmmrm64|b16 [rm:hv:    evex.128.map5.w0 79 /r            ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7c 08) 302 001(79) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTPH2UDQ, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46264, 564, 7113},
    /*   1 : VCVTPH2UDQ ymmreg|mask|z,xmmrm128|b16 [rm:hv:    evex.256.map5.w0 79 /r            ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7c 28) 302 001(79) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTPH2UDQ, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46273, 564, 7114},
    /*   2 : VCVTPH2UDQ zmmreg|mask|z,ymmrm256|b16|er [rm:hv:    evex.512.map5.w0 79 /r            ] AVX512FP16,FUTURE */
        /* 250(f5 7c 48) 302 001(79) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTPH2UDQ, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+46282, 565, 7115},
};

static const struct itemplate instrux_VCVTPH2UQQ[3] = {
    /*   0 : VCVTPH2UQQ xmmreg|mask|z,xmmrm32|b16 [rm:qvm:   evex.128.66.map5.w0 79 /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7d 08) 315 001(79) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTPH2UQQ, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46291, 564, 7116},
    /*   1 : VCVTPH2UQQ ymmreg|mask|z,xmmrm64|b16 [rm:qvm:   evex.256.66.map5.w0 79 /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7d 28) 315 001(79) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTPH2UQQ, 2, {YMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46300, 564, 7117},
    /*   2 : VCVTPH2UQQ zmmreg|mask|z,xmmrm128|b16|er [rm:qvm:   evex.512.66.map5.w0 79 /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7d 48) 315 001(79) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTPH2UQQ, 2, {ZMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+46309, 565, 7118},
};

static const struct itemplate instrux_VCVTPH2UW[3] = {
    /*   0 : VCVTPH2UW xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.np.map5.w0 7d /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7c 08) 301 001(7d) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTPH2UW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46318, 564, 7119},
    /*   1 : VCVTPH2UW ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.np.map5.w0 7d /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7c 28) 301 001(7d) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTPH2UW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46327, 564, 7120},
    /*   2 : VCVTPH2UW zmmreg|mask|z,zmmrm512|b16|er [rm:fv:    evex.512.np.map5.w0 7d /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7c 48) 301 001(7d) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTPH2UW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+46336, 565, 7121},
};

static const struct itemplate instrux_VCVTPH2W[3] = {
    /*   0 : VCVTPH2W xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.66.map5.w0 7d /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7d 08) 301 001(7d) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTPH2W, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46345, 564, 7122},
    /*   1 : VCVTPH2W ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.66.map5.w0 7d /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7d 28) 301 001(7d) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTPH2W, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46354, 564, 7123},
    /*   2 : VCVTPH2W zmmreg|mask|z,zmmrm512|b16|er [rm:fv:    evex.512.66.map5.w0 7d /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7d 48) 301 001(7d) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTPH2W, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+46363, 565, 7124},
};

static const struct itemplate instrux_VCVTPS2PHX[3] = {
    /*   0 : VCVTPS2PHX xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.66.map5.w0 1d /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7d 08) 301 001(1d) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTPS2PHX, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+46372, 564, 7131},
    /*   1 : VCVTPS2PHX xmmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.66.map5.w0 1d /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7d 28) 301 001(1d) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTPS2PHX, 2, {XMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+46381, 564, 7132},
    /*   2 : VCVTPS2PHX ymmreg|mask|z,zmmrm512|b32|er [rm:fv:    evex.512.66.map5.w0 1d /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7d 48) 301 001(1d) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTPS2PHX, 2, {YMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+46390, 565, 7133},
};

static const struct itemplate instrux_VCVTQQ2PH[3] = {
    /*   0 : VCVTQQ2PH xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.np.map5.w1 5b /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 fc 08) 301 001(5b) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTQQ2PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+46399, 564, 7134},
    /*   1 : VCVTQQ2PH xmmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.np.map5.w1 5b /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 fc 28) 301 001(5b) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTQQ2PH, 2, {XMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+46408, 564, 7135},
    /*   2 : VCVTQQ2PH xmmreg|mask|z,zmmrm512|b64|er [rm:fv:    evex.512.np.map5.w1 5b /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 fc 48) 301 001(5b) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTQQ2PH, 2, {XMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|ER,0,0,0}, nasm_bytecodes+46417, 564, 7136},
};

static const struct itemplate instrux_VCVTSD2SH[2] = {
    /*   0 : VCVTSD2SH xmmreg|mask|z,xmmreg*,xmmrm64|er [rvm:t1s:  evex.nds.lig.f2.map5.w1 5a /r     ] AVX512FP16,FUTURE */
        /* 241(f5 ff 08) 306 001(5a) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTSD2SH, 3, {XMMREG,XMMREG,RM_XMM|BITS64,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+46426, 566, 7137},
    /*   1 : VCVTSD2SH xmmreg|mask|z,xmmrm64|er [r+vm:t1s:  evex.nds.lig.f2.map5.w1 5a /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f5 ff 08) 306 001(5a) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTSD2SH, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+46435, 566, 7137},
};

static const struct itemplate instrux_VCVTSH2SD[2] = {
    /*   0 : VCVTSH2SD xmmreg,xmmreg*,xmmrm16|sae [rvm:t1s:  evex.nds.lig.f3.map5.w0 5a /r     ] AVX512FP16,FUTURE */
        /* 241(f5 7e 08) 306 001(5a) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTSH2SD, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {0,0,SAE,0,0}, nasm_bytecodes+46444, 566, 7138},
    /*   1 : VCVTSH2SD xmmreg,xmmrm16|sae [r+vm:t1s:  evex.nds.lig.f3.map5.w0 5a /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f5 7e 08) 306 001(5a) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTSH2SD, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+46453, 566, 7138},
};

static const struct itemplate instrux_VCVTSH2SI[2] = {
    /*   0 : VCVTSH2SI reg32,xmmrm16|er [rm:t1s:   evex.lig.f3.map5.w0 2d /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7e 08) 306 001(2d) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTSH2SI, 2, {REG_GPR|BITS32,RM_XMM|BITS16,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+46462, 566, 7139},
    /*   1 : VCVTSH2SI reg64,xmmrm16|er [rm:t1s:   evex.lig.f3.map5.w1 2d /r         ] AVX512FP16,FUTURE */
        /* 250(f5 fe 08) 306 001(2d) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTSH2SI, 2, {REG_GPR|BITS64,RM_XMM|BITS16,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+46471, 566, 7140},
};

static const struct itemplate instrux_VCVTSH2SS[2] = {
    /*   0 : VCVTSH2SS xmmreg|mask|z,xmmreg*,xmmrm16|sae [rvm:t1s:  evex.nds.lig.map6.w0 13 /r        ] AVX512FP16,FUTURE */
        /* 241(f6 7c 08) 306 001(13) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTSH2SS, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+46480, 566, 7141},
    /*   1 : VCVTSH2SS xmmreg|mask|z,xmmrm16|sae [r+vm:t1s:  evex.nds.lig.map6.w0 13 /r        ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7c 08) 306 001(13) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTSH2SS, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+46489, 566, 7141},
};

static const struct itemplate instrux_VCVTSH2USI[2] = {
    /*   0 : VCVTSH2USI reg32,xmmrm16|er [rm:t1s:   evex.lig.f3.map5.w0 79 /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7e 08) 306 001(79) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTSH2USI, 2, {REG_GPR|BITS32,RM_XMM|BITS16,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+46498, 566, 7142},
    /*   1 : VCVTSH2USI reg64,xmmrm16|er [rm:t1s:   evex.lig.f3.map5.w1 79 /r         ] AVX512FP16,FUTURE */
        /* 250(f5 fe 08) 306 001(79) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTSH2USI, 2, {REG_GPR|BITS64,RM_XMM|BITS16,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+46507, 566, 7143},
};

static const struct itemplate instrux_VCVTSI2SH[4] = {
    /*   0 : VCVTSI2SH xmmreg,xmmreg*,rm32|er [rvm:t1s:  evex.nds.lig.f3.map5.w0 2a /r     ] AVX512FP16,FUTURE */
        /* 241(f5 7e 08) 306 001(2a) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTSI2SH, 3, {XMMREG,XMMREG,RM_GPR|BITS32,0,0}, {0,0,ER,0,0}, nasm_bytecodes+46516, 566, 7144},
    /*   1 : VCVTSI2SH xmmreg,rm32|er [r+vm:t1s:  evex.nds.lig.f3.map5.w0 2a /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f5 7e 08) 306 001(2a) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTSI2SH, 2, {XMMREG,RM_GPR|BITS32,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+46525, 566, 7144},
    /*   2 : VCVTSI2SH xmmreg,xmmreg*,rm64|er [rvm:t1s:  evex.nds.lig.f3.map5.w1 2a /r     ] AVX512FP16,FUTURE */
        /* 241(f5 fe 08) 306 001(2a) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTSI2SH, 3, {XMMREG,XMMREG,RM_GPR|BITS64,0,0}, {0,0,ER,0,0}, nasm_bytecodes+46534, 566, 7145},
    /*   3 : VCVTSI2SH xmmreg,rm64|er [r+vm:t1s:  evex.nds.lig.f3.map5.w1 2a /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f5 fe 08) 306 001(2a) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTSI2SH, 2, {XMMREG,RM_GPR|BITS64,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+46543, 566, 7145},
};

static const struct itemplate instrux_VCVTSS2SH[2] = {
    /*   0 : VCVTSS2SH xmmreg,xmmreg*,xmmrm32|er [rvm:t1s:  evex.nds.lig.np.map5 1d /r        ] AVX512FP16,FUTURE */
        /* 241(f5 7c 08) 306 001(1d) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTSS2SH, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {0,0,ER,0,0}, nasm_bytecodes+46552, 566, 7146},
    /*   1 : VCVTSS2SH xmmreg,xmmrm32|er [r+vm:t1s:  evex.nds.lig.np.map5 1d /r        ] ND,AVX512FP16,FUTURE */
        /* 240(f5 7c 08) 306 001(1d) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTSS2SH, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+46561, 566, 7146},
};

static const struct itemplate instrux_VCVTTPH2DQ[3] = {
    /*   0 : VCVTTPH2DQ xmmreg|mask|z,xmmrm64|b16 [rm:hv:    evex.128.f3.map5.w0 5b /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7e 08) 302 001(5b) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTTPH2DQ, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46570, 564, 7147},
    /*   1 : VCVTTPH2DQ ymmreg|mask|z,xmmrm128|b16 [rm:hv:    evex.256.f3.map5.w0 5b /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7e 28) 302 001(5b) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTTPH2DQ, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46579, 564, 7148},
    /*   2 : VCVTTPH2DQ zmmreg|mask|z,ymmrm256|b16|sae [rm:hv:    evex.512.f3.map5.w0 5b /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7e 48) 302 001(5b) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTTPH2DQ, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16|SAE,0,0,0}, nasm_bytecodes+46588, 565, 7149},
};

static const struct itemplate instrux_VCVTTPH2QQ[3] = {
    /*   0 : VCVTTPH2QQ xmmreg|mask|z,xmmrm32|b16 [rm:t1s:   evex.128.66.map5.w0 7a /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7d 08) 306 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTTPH2QQ, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46597, 564, 7150},
    /*   1 : VCVTTPH2QQ ymmreg|mask|z,xmmrm64|b16 [rm:t1s:   evex.256.66.map5.w0 7a /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7d 28) 306 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTTPH2QQ, 2, {YMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46606, 564, 7151},
    /*   2 : VCVTTPH2QQ zmmreg|mask|z,xmmrm128|b16|sae [rm:t1s:   evex.512.66.map5.w0 7a /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7d 48) 306 001(7a) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTTPH2QQ, 2, {ZMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16|SAE,0,0,0}, nasm_bytecodes+46615, 565, 7152},
};

static const struct itemplate instrux_VCVTTPH2UDQ[3] = {
    /*   0 : VCVTTPH2UDQ xmmreg|mask|z,xmmrm64|b16 [rm:hv:    evex.128.np.map5.w0 78 /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7c 08) 302 001(78) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTTPH2UDQ, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46624, 564, 7153},
    /*   1 : VCVTTPH2UDQ ymmreg|mask|z,xmmrm128|b16 [rm:hv:    evex.256.np.map5.w0 78 /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7c 28) 302 001(78) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTTPH2UDQ, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46633, 564, 7154},
    /*   2 : VCVTTPH2UDQ zmmreg|mask|z,ymmrm256|b16|sae [rm:hv:    evex.512.np.map5.w0 78 /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7c 48) 302 001(78) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTTPH2UDQ, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16|SAE,0,0,0}, nasm_bytecodes+46642, 565, 7155},
};

static const struct itemplate instrux_VCVTTPH2UQQ[3] = {
    /*   0 : VCVTTPH2UQQ xmmreg|mask|z,xmmrm32|b16 [rm:t1s:   evex.128.66.map5.w0 78 /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7d 08) 306 001(78) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTTPH2UQQ, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46651, 564, 7156},
    /*   1 : VCVTTPH2UQQ ymmreg|mask|z,xmmrm64|b16 [rm:t1s:   evex.256.66.map5.w0 78 /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7d 28) 306 001(78) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTTPH2UQQ, 2, {YMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46660, 564, 7157},
    /*   2 : VCVTTPH2UQQ zmmreg|mask|z,xmmrm128|b16|sae [rm:t1s:   evex.512.66.map5.w0 78 /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7d 48) 306 001(78) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTTPH2UQQ, 2, {ZMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16|SAE,0,0,0}, nasm_bytecodes+46669, 565, 7158},
};

static const struct itemplate instrux_VCVTTPH2UW[3] = {
    /*   0 : VCVTTPH2UW xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.np.map5.w0 7c /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7c 08) 301 001(7c) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTTPH2UW, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46678, 564, 7159},
    /*   1 : VCVTTPH2UW ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.np.map5.w0 7c /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7c 28) 301 001(7c) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTTPH2UW, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46687, 564, 7160},
    /*   2 : VCVTTPH2UW zmmreg|mask|z,zmmrm512|b16|sae [rm:fv:    evex.512.np.map5.w0 7c /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7c 48) 301 001(7c) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTTPH2UW, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|SAE,0,0,0}, nasm_bytecodes+46696, 565, 7161},
};

static const struct itemplate instrux_VCVTTPH2W[3] = {
    /*   0 : VCVTTPH2W xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.66.map5.w0 7c /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7d 08) 301 001(7c) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTTPH2W, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46705, 564, 7162},
    /*   1 : VCVTTPH2W ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.66.map5.w0 7c /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7d 28) 301 001(7c) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTTPH2W, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46714, 564, 7163},
    /*   2 : VCVTTPH2W zmmreg|mask|z,zmmrm512|b16|sae [rm:fv:    evex.512.66.map5.w0 7c /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7d 48) 301 001(7c) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTTPH2W, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|SAE,0,0,0}, nasm_bytecodes+46723, 565, 7164},
};

static const struct itemplate instrux_VCVTTSH2SI[2] = {
    /*   0 : VCVTTSH2SI reg32,xmmrm16|sae [rm:t1s:   evex.lig.f3.map5.w0 2c /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7e 08) 306 001(2c) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTTSH2SI, 2, {REG_GPR|BITS32,RM_XMM|BITS16,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+46732, 566, 7165},
    /*   1 : VCVTTSH2SI reg64,xmmrm16|sae [rm:t1s:   evex.lig.f3.map5.w1 2c /r         ] AVX512FP16,FUTURE */
        /* 250(f5 fe 08) 306 001(2c) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTTSH2SI, 2, {REG_GPR|BITS64,RM_XMM|BITS16,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+46741, 566, 7166},
};

static const struct itemplate instrux_VCVTTSH2USI[2] = {
    /*   0 : VCVTTSH2USI reg32,xmmrm16|sae [rm:t1s:   evex.lig.f3.map5.w0 78 /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7e 08) 306 001(78) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTTSH2USI, 2, {REG_GPR|BITS32,RM_XMM|BITS16,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+46750, 566, 7167},
    /*   1 : VCVTTSH2USI reg64,xmmrm16|sae [rm:t1s:   evex.lig.f3.map5.w1 78 /r         ] AVX512FP16,FUTURE */
        /* 250(f5 fe 08) 306 001(78) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTTSH2USI, 2, {REG_GPR|BITS64,RM_XMM|BITS16,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+46759, 566, 7168},
};

static const struct itemplate instrux_VCVTUDQ2PH[3] = {
    /*   0 : VCVTUDQ2PH xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.f2.map5.w0 7a /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7f 08) 301 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTUDQ2PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+46768, 564, 7169},
    /*   1 : VCVTUDQ2PH xmmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.f2.map5.w0 7a /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7f 28) 301 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTUDQ2PH, 2, {XMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+46777, 564, 7170},
    /*   2 : VCVTUDQ2PH ymmreg|mask|z,zmmrm512|b32 [rm:fv:    evex.512.f2.map5.w0 7a /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7f 48) 301 001(7a) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTUDQ2PH, 2, {YMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+46786, 565, 7171},
};

static const struct itemplate instrux_VCVTUQQ2PH[3] = {
    /*   0 : VCVTUQQ2PH xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.f2.map5.w1 7a /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 ff 08) 301 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTUQQ2PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+46795, 564, 7172},
    /*   1 : VCVTUQQ2PH xmmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.f2.map5.w1 7a /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 ff 28) 301 001(7a) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTUQQ2PH, 2, {XMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+46804, 564, 7173},
    /*   2 : VCVTUQQ2PH xmmreg|mask|z,zmmrm512|b32 [rm:fv:    evex.512.f2.map5.w1 7a /r         ] AVX512FP16,FUTURE */
        /* 250(f5 ff 48) 301 001(7a) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTUQQ2PH, 2, {XMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+46813, 565, 7174},
};

static const struct itemplate instrux_VCVTUSI2SH[4] = {
    /*   0 : VCVTUSI2SH xmmreg,xmmreg*,rm32|er [rvm:t1s:  evex.nds.lig.f3.map5.w0 7b /r     ] AVX512FP16,FUTURE */
        /* 241(f5 7e 08) 306 001(7b) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTUSI2SH, 3, {XMMREG,XMMREG,RM_GPR|BITS32,0,0}, {0,0,ER,0,0}, nasm_bytecodes+46822, 566, 7175},
    /*   1 : VCVTUSI2SH xmmreg,rm32|er [r+vm:t1s:  evex.nds.lig.f3.map5.w0 7b /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f5 7e 08) 306 001(7b) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTUSI2SH, 2, {XMMREG,RM_GPR|BITS32,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+46831, 566, 7175},
    /*   2 : VCVTUSI2SH xmmreg,xmmreg*,rm64|er [rvm:t1s:  evex.nds.lig.f3.map5.w1 7b /r     ] AVX512FP16,FUTURE */
        /* 241(f5 fe 08) 306 001(7b) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTUSI2SH, 3, {XMMREG,XMMREG,RM_GPR|BITS64,0,0}, {0,0,ER,0,0}, nasm_bytecodes+46840, 566, 7176},
    /*   3 : VCVTUSI2SH xmmreg,rm64|er [r+vm:t1s:  evex.nds.lig.f3.map5.w1 7b /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f5 fe 08) 306 001(7b) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTUSI2SH, 2, {XMMREG,RM_GPR|BITS64,0,0,0}, {0,ER,0,0,0}, nasm_bytecodes+46849, 566, 7176},
};

static const struct itemplate instrux_VCVTUW2PH[3] = {
    /*   0 : VCVTUW2PH xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.f2.map5.w0 7d /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7f 08) 301 001(7d) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTUW2PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46858, 564, 7177},
    /*   1 : VCVTUW2PH ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.f2.map5.w0 7d /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7f 28) 301 001(7d) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTUW2PH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46867, 564, 7178},
    /*   2 : VCVTUW2PH zmmreg|mask|z,zmmrm512|b16|er [rm:fv:    evex.512.f2.map5.w0 7d /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7f 48) 301 001(7d) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTUW2PH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+46876, 565, 7179},
};

static const struct itemplate instrux_VCVTW2PH[3] = {
    /*   0 : VCVTW2PH xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.f3.map5.w0 7d /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7e 08) 301 001(7d) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTW2PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46885, 564, 7180},
    /*   1 : VCVTW2PH ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.f3.map5.w0 7d /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7e 28) 301 001(7d) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VCVTW2PH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46894, 564, 7181},
    /*   2 : VCVTW2PH zmmreg|mask|z,zmmrm512|b16|er [rm:fv:    evex.512.f3.map5.w0 7d /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7e 48) 301 001(7d) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VCVTW2PH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+46903, 565, 7182},
};

static const struct itemplate instrux_VDIVPH[6] = {
    /*   0 : VDIVPH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.np.map5 5e /r        ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f5 7c 08) 301 001(5e) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VDIVPH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+46912, 564, 7183},
    /*   1 : VDIVPH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.np.map5 5e /r        ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f5 7c 08) 301 001(5e) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VDIVPH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46921, 564, 7183},
    /*   2 : VDIVPH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.np.map5 5e /r        ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f5 7c 28) 301 001(5e) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VDIVPH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+46930, 564, 7184},
    /*   3 : VDIVPH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.np.map5 5e /r        ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f5 7c 28) 301 001(5e) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VDIVPH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+46939, 564, 7184},
    /*   4 : VDIVPH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.np.map5 5e /r        ] AVX512FP16,FUTURE */
        /* 241(f5 7c 48) 301 001(5e) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VDIVPH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+46948, 565, 7185},
    /*   5 : VDIVPH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.np.map5 5e /r        ] ND,AVX512FP16,FUTURE */
        /* 240(f5 7c 48) 301 001(5e) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VDIVPH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+46957, 565, 7185},
};

static const struct itemplate instrux_VDIVSH[2] = {
    /*   0 : VDIVSH xmmreg|mask|z,xmmreg*,xmmrm16|er [rvm:t1s16:evex.nds.lig.f3.map5 5e /r        ] AVX512FP16,FUTURE */
        /* 241(f5 7e 08) 305 001(5e) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VDIVSH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+46966, 566, 7186},
    /*   1 : VDIVSH xmmreg|mask|z,xmmrm16|er [r+vm:t1s16:evex.nds.lig.f3.map5 5e /r        ] ND,AVX512FP16,FUTURE */
        /* 240(f5 7e 08) 305 001(5e) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VDIVSH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+46975, 566, 7186},
};

static const struct itemplate instrux_VFCMADDCPH[6] = {
    /*   0 : VFCMADDCPH xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.f2.map6.w0 56 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7f 08) 301 001(56) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFCMADDCPH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+46984, 564, 7187},
    /*   1 : VFCMADDCPH xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.f2.map6.w0 56 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7f 08) 301 001(56) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFCMADDCPH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+46993, 564, 7187},
    /*   2 : VFCMADDCPH ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.f2.map6.w0 56 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7f 28) 301 001(56) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFCMADDCPH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+47002, 564, 7188},
    /*   3 : VFCMADDCPH ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.f2.map6.w0 56 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7f 28) 301 001(56) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFCMADDCPH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+47011, 564, 7188},
    /*   4 : VFCMADDCPH zmmreg|mask|z,zmmreg*,zmmrm512|b32|er [rvm:fv:   evex.nds.512.f2.map6.w0 56 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7f 48) 301 001(56) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFCMADDCPH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+47020, 564, 7189},
    /*   5 : VFCMADDCPH zmmreg|mask|z,zmmrm512|b32|er [r+vm:fv:   evex.nds.512.f2.map6.w0 56 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7f 48) 301 001(56) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFCMADDCPH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+47029, 564, 7189},
};

static const struct itemplate instrux_VFMADDCPH[6] = {
    /*   0 : VFMADDCPH xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.f3.map6.w0 56 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7e 08) 301 001(56) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADDCPH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+47038, 564, 7190},
    /*   1 : VFMADDCPH xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.f3.map6.w0 56 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7e 08) 301 001(56) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADDCPH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+47047, 564, 7190},
    /*   2 : VFMADDCPH ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.f3.map6.w0 56 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7e 28) 301 001(56) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADDCPH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+47056, 564, 7191},
    /*   3 : VFMADDCPH ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.f3.map6.w0 56 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7e 28) 301 001(56) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADDCPH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+47065, 564, 7191},
    /*   4 : VFMADDCPH zmmreg|mask|z,zmmreg*,zmmrm512|b32|er [rvm:fv:   evex.nds.512.f3.map6.w0 56 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7e 48) 301 001(56) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADDCPH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+47074, 564, 7192},
    /*   5 : VFMADDCPH zmmreg|mask|z,zmmrm512|b32|er [r+vm:fv:   evex.nds.512.f3.map6.w0 56 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7e 48) 301 001(56) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADDCPH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+47083, 564, 7192},
};

static const struct itemplate instrux_VFCMADDCSH[2] = {
    /*   0 : VFCMADDCSH xmmreg|mask|z,xmmreg*,xmmrm32|er [rvm:t1s:  evex.nds.lig.f2.map6.w0 57 /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7f 08) 306 001(57) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFCMADDCSH, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+47092, 566, 7193},
    /*   1 : VFCMADDCSH xmmreg|mask|z,xmmrm32|er [r+vm:t1s:  evex.nds.lig.f2.map6.w0 57 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7f 08) 306 001(57) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFCMADDCSH, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+47101, 566, 7193},
};

static const struct itemplate instrux_VFMADDCSH[2] = {
    /*   0 : VFMADDCSH xmmreg|mask|z,xmmreg*,xmmrm32|er [rvm:t1s:  evex.nds.lig.f3.map6.w0 57 /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7e 08) 306 001(57) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMADDCSH, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+47110, 566, 7194},
    /*   1 : VFMADDCSH xmmreg|mask|z,xmmrm32|er [r+vm:t1s:  evex.nds.lig.f3.map6.w0 57 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7e 08) 306 001(57) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMADDCSH, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+47119, 566, 7194},
};

static const struct itemplate instrux_VFCMULCPH[6] = {
    /*   0 : VFCMULCPH xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.f2.map6.w0 d6 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7f 08) 301 001(d6) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFCMULCPH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+47128, 564, 7195},
    /*   1 : VFCMULCPH xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.f2.map6.w0 d6 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7f 08) 301 001(d6) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFCMULCPH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+47137, 564, 7195},
    /*   2 : VFCMULCPH ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.f2.map6.w0 d6 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7f 28) 301 001(d6) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFCMULCPH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+47146, 564, 7196},
    /*   3 : VFCMULCPH ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.f2.map6.w0 d6 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7f 28) 301 001(d6) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFCMULCPH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+47155, 564, 7196},
    /*   4 : VFCMULCPH zmmreg|mask|z,zmmreg*,zmmrm512|b32|er [rvm:fv:   evex.nds.512.f2.map6.w0 d6 /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7f 48) 301 001(d6) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFCMULCPH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+47164, 565, 7197},
    /*   5 : VFCMULCPH zmmreg|mask|z,zmmrm512|b32|er [r+vm:fv:   evex.nds.512.f2.map6.w0 d6 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7f 48) 301 001(d6) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFCMULCPH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+47173, 565, 7197},
};

static const struct itemplate instrux_VFMULCPH[6] = {
    /*   0 : VFMULCPH xmmreg|mask|z,xmmreg*,xmmrm128|b32 [rvm:fv:   evex.nds.128.f3.map6.w0 d6 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7e 08) 301 001(d6) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMULCPH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+47182, 564, 7198},
    /*   1 : VFMULCPH xmmreg|mask|z,xmmrm128|b32 [r+vm:fv:   evex.nds.128.f3.map6.w0 d6 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7e 08) 301 001(d6) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMULCPH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+47191, 564, 7198},
    /*   2 : VFMULCPH ymmreg|mask|z,ymmreg*,ymmrm256|b32 [rvm:fv:   evex.nds.256.f3.map6.w0 d6 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7e 28) 301 001(d6) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMULCPH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+47200, 564, 7199},
    /*   3 : VFMULCPH ymmreg|mask|z,ymmrm256|b32 [r+vm:fv:   evex.nds.256.f3.map6.w0 d6 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7e 28) 301 001(d6) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMULCPH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+47209, 564, 7199},
    /*   4 : VFMULCPH zmmreg|mask|z,zmmreg*,zmmrm512|b32|er [rvm:fv:   evex.nds.512.f3.map6.w0 d6 /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7e 48) 301 001(d6) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMULCPH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32|ER,0,0}, nasm_bytecodes+47218, 565, 7200},
    /*   5 : VFMULCPH zmmreg|mask|z,zmmrm512|b32|er [r+vm:fv:   evex.nds.512.f3.map6.w0 d6 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7e 48) 301 001(d6) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMULCPH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+47227, 565, 7200},
};

static const struct itemplate instrux_VFCMULCSH[2] = {
    /*   0 : VFCMULCSH xmmreg|mask|z,xmmreg*,xmmrm32|er [rvm:t1s:  evex.nds.lig.f2.map6.w0 d7 /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7f 08) 306 001(d7) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFCMULCSH, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+47236, 566, 7201},
    /*   1 : VFCMULCSH xmmreg|mask|z,xmmrm32|er [r+vm:t1s:  evex.nds.lig.f2.map6.w0 d7 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7f 08) 306 001(d7) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFCMULCSH, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+47245, 566, 7201},
};

static const struct itemplate instrux_VFMULCSH[2] = {
    /*   0 : VFMULCSH xmmreg|mask|z,xmmreg*,xmmrm32|er [rvm:t1s:  evex.nds.lig.f3.map6.w0 d7 /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7e 08) 306 001(d7) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMULCSH, 3, {XMMREG,XMMREG,RM_XMM|BITS32,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+47254, 566, 7202},
    /*   1 : VFMULCSH xmmreg|mask|z,xmmrm32|er [r+vm:t1s:  evex.nds.lig.f3.map6.w0 d7 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7e 08) 306 001(d7) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMULCSH, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+47263, 566, 7202},
};

static const struct itemplate instrux_VFMADDSUB132PH[6] = {
    /*   0 : VFMADDSUB132PH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.66.map6.w0 96 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 301 001(96) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADDSUB132PH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47272, 564, 7203},
    /*   1 : VFMADDSUB132PH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.66.map6.w0 96 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 301 001(96) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADDSUB132PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47281, 564, 7203},
    /*   2 : VFMADDSUB132PH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.66.map6.w0 96 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 28) 301 001(96) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADDSUB132PH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47290, 564, 7204},
    /*   3 : VFMADDSUB132PH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.66.map6.w0 96 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 28) 301 001(96) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADDSUB132PH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47299, 564, 7204},
    /*   4 : VFMADDSUB132PH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.66.map6.w0 96 /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 48) 301 001(96) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMADDSUB132PH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+47308, 565, 7205},
    /*   5 : VFMADDSUB132PH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.66.map6.w0 96 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 48) 301 001(96) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMADDSUB132PH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+47317, 565, 7205},
};

static const struct itemplate instrux_VFMADDSUB213PH[6] = {
    /*   0 : VFMADDSUB213PH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.66.map6.w0 a6 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 301 001(a6) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADDSUB213PH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47326, 564, 7206},
    /*   1 : VFMADDSUB213PH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.66.map6.w0 a6 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 301 001(a6) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADDSUB213PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47335, 564, 7206},
    /*   2 : VFMADDSUB213PH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.66.map6.w0 a6 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 28) 301 001(a6) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADDSUB213PH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47344, 564, 7207},
    /*   3 : VFMADDSUB213PH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.66.map6.w0 a6 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 28) 301 001(a6) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADDSUB213PH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47353, 564, 7207},
    /*   4 : VFMADDSUB213PH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.66.map6.w0 a6 /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 48) 301 001(a6) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMADDSUB213PH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+47362, 565, 7208},
    /*   5 : VFMADDSUB213PH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.66.map6.w0 a6 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 48) 301 001(a6) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMADDSUB213PH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+47371, 565, 7208},
};

static const struct itemplate instrux_VFMADDSUB231PH[6] = {
    /*   0 : VFMADDSUB231PH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.66.map6.w0 b6 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 301 001(b6) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADDSUB231PH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47380, 564, 7209},
    /*   1 : VFMADDSUB231PH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.66.map6.w0 b6 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 301 001(b6) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADDSUB231PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47389, 564, 7209},
    /*   2 : VFMADDSUB231PH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.66.map6.w0 b6 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 28) 301 001(b6) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADDSUB231PH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47398, 564, 7210},
    /*   3 : VFMADDSUB231PH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.66.map6.w0 b6 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 28) 301 001(b6) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADDSUB231PH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47407, 564, 7210},
    /*   4 : VFMADDSUB231PH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.66.map6.w0 b6 /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 48) 301 001(b6) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMADDSUB231PH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+47416, 565, 7211},
    /*   5 : VFMADDSUB231PH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.66.map6.w0 b6 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 48) 301 001(b6) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMADDSUB231PH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+47425, 565, 7211},
};

static const struct itemplate instrux_VFMSUBADD132PH[6] = {
    /*   0 : VFMSUBADD132PH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.66.map6.w0 97 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 301 001(97) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUBADD132PH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47434, 564, 7212},
    /*   1 : VFMSUBADD132PH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.66.map6.w0 97 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 301 001(97) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUBADD132PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47443, 564, 7212},
    /*   2 : VFMSUBADD132PH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.66.map6.w0 97 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 28) 301 001(97) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUBADD132PH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47452, 564, 7213},
    /*   3 : VFMSUBADD132PH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.66.map6.w0 97 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 28) 301 001(97) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUBADD132PH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47461, 564, 7213},
    /*   4 : VFMSUBADD132PH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.66.map6.w0 97 /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 48) 301 001(97) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMSUBADD132PH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+47470, 565, 7214},
    /*   5 : VFMSUBADD132PH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.66.map6.w0 97 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 48) 301 001(97) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMSUBADD132PH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+47479, 565, 7214},
};

static const struct itemplate instrux_VFMSUBADD213PH[6] = {
    /*   0 : VFMSUBADD213PH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.66.map6.w0 a7 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 301 001(a7) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUBADD213PH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47488, 564, 7215},
    /*   1 : VFMSUBADD213PH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.66.map6.w0 a7 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 301 001(a7) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUBADD213PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47497, 564, 7215},
    /*   2 : VFMSUBADD213PH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.66.map6.w0 a7 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 28) 301 001(a7) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUBADD213PH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47506, 564, 7216},
    /*   3 : VFMSUBADD213PH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.66.map6.w0 a7 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 28) 301 001(a7) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUBADD213PH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47515, 564, 7216},
    /*   4 : VFMSUBADD213PH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.66.map6.w0 a7 /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 48) 301 001(a7) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMSUBADD213PH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+47524, 565, 7217},
    /*   5 : VFMSUBADD213PH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.66.map6.w0 a7 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 48) 301 001(a7) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMSUBADD213PH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+47533, 565, 7217},
};

static const struct itemplate instrux_VFMSUBADD231PH[6] = {
    /*   0 : VFMSUBADD231PH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.66.map6.w0 b7 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 301 001(b7) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUBADD231PH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47542, 564, 7218},
    /*   1 : VFMSUBADD231PH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.66.map6.w0 b7 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 301 001(b7) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUBADD231PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47551, 564, 7218},
    /*   2 : VFMSUBADD231PH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.66.map6.w0 b7 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 28) 301 001(b7) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUBADD231PH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47560, 564, 7219},
    /*   3 : VFMSUBADD231PH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.66.map6.w0 b7 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 28) 301 001(b7) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUBADD231PH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47569, 564, 7219},
    /*   4 : VFMSUBADD231PH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.66.map6.w0 b7 /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 48) 301 001(b7) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMSUBADD231PH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+47578, 565, 7220},
    /*   5 : VFMSUBADD231PH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.66.map6.w0 b7 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 48) 301 001(b7) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMSUBADD231PH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+47587, 565, 7220},
};

static const struct itemplate instrux_VFMADD132PH[6] = {
    /*   0 : VFMADD132PH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.66.map6.w0 98 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 301 001(98) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADD132PH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47596, 564, 7221},
    /*   1 : VFMADD132PH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.66.map6.w0 98 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 301 001(98) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADD132PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47605, 564, 7221},
    /*   2 : VFMADD132PH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.66.map6.w0 98 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 28) 301 001(98) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADD132PH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47614, 564, 7222},
    /*   3 : VFMADD132PH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.66.map6.w0 98 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 28) 301 001(98) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADD132PH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47623, 564, 7222},
    /*   4 : VFMADD132PH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.66.map6.w0 98 /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 48) 301 001(98) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMADD132PH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+47632, 565, 7223},
    /*   5 : VFMADD132PH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.66.map6.w0 98 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 48) 301 001(98) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMADD132PH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+47641, 565, 7223},
};

static const struct itemplate instrux_VFMADD213PH[6] = {
    /*   0 : VFMADD213PH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.66.map6.w0 a8 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 301 001(a8) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADD213PH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47650, 564, 7224},
    /*   1 : VFMADD213PH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.66.map6.w0 a8 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 301 001(a8) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADD213PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47659, 564, 7224},
    /*   2 : VFMADD213PH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.66.map6.w0 a8 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 28) 301 001(a8) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADD213PH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47668, 564, 7225},
    /*   3 : VFMADD213PH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.66.map6.w0 a8 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 28) 301 001(a8) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADD213PH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47677, 564, 7225},
    /*   4 : VFMADD213PH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.66.map6.w0 a8 /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 48) 301 001(a8) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMADD213PH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+47686, 565, 7226},
    /*   5 : VFMADD213PH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.66.map6.w0 a8 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 48) 301 001(a8) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMADD213PH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+47695, 565, 7226},
};

static const struct itemplate instrux_VFMADD231PH[6] = {
    /*   0 : VFMADD231PH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.66.map6.w0 b8 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 301 001(b8) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADD231PH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47704, 564, 7227},
    /*   1 : VFMADD231PH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.66.map6.w0 b8 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 301 001(b8) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADD231PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47713, 564, 7227},
    /*   2 : VFMADD231PH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.66.map6.w0 b8 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 28) 301 001(b8) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADD231PH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47722, 564, 7228},
    /*   3 : VFMADD231PH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.66.map6.w0 b8 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 28) 301 001(b8) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMADD231PH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47731, 564, 7228},
    /*   4 : VFMADD231PH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.66.map6.w0 b8 /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 48) 301 001(b8) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMADD231PH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+47740, 565, 7229},
    /*   5 : VFMADD231PH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.66.map6.w0 b8 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 48) 301 001(b8) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMADD231PH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+47749, 565, 7229},
};

static const struct itemplate instrux_VFNMADD132PH[6] = {
    /*   0 : VFNMADD132PH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.66.map6.w0 9c /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 301 001(9c) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMADD132PH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47758, 564, 7230},
    /*   1 : VFNMADD132PH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.66.map6.w0 9c /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 301 001(9c) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMADD132PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47767, 564, 7230},
    /*   2 : VFNMADD132PH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.66.map6.w0 9c /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 28) 301 001(9c) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMADD132PH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47776, 564, 7231},
    /*   3 : VFNMADD132PH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.66.map6.w0 9c /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 28) 301 001(9c) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMADD132PH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47785, 564, 7231},
    /*   4 : VFNMADD132PH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.66.map6.w0 9c /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 48) 301 001(9c) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMADD132PH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+47794, 565, 7232},
    /*   5 : VFNMADD132PH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.66.map6.w0 9c /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 48) 301 001(9c) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMADD132PH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+47803, 565, 7232},
};

static const struct itemplate instrux_VFNMADD213PH[6] = {
    /*   0 : VFNMADD213PH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.66.map6.w0 ac /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 301 001(ac) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMADD213PH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47812, 564, 7233},
    /*   1 : VFNMADD213PH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.66.map6.w0 ac /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 301 001(ac) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMADD213PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47821, 564, 7233},
    /*   2 : VFNMADD213PH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.66.map6.w0 ac /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 28) 301 001(ac) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMADD213PH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47830, 564, 7234},
    /*   3 : VFNMADD213PH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.66.map6.w0 ac /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 28) 301 001(ac) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMADD213PH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47839, 564, 7234},
    /*   4 : VFNMADD213PH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.66.map6.w0 ac /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 48) 301 001(ac) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMADD213PH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+47848, 565, 7235},
    /*   5 : VFNMADD213PH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.66.map6.w0 ac /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 48) 301 001(ac) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMADD213PH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+47857, 565, 7235},
};

static const struct itemplate instrux_VFNMADD231PH[6] = {
    /*   0 : VFNMADD231PH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.66.map6.w0 bc /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 301 001(bc) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMADD231PH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47866, 564, 7236},
    /*   1 : VFNMADD231PH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.66.map6.w0 bc /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 301 001(bc) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMADD231PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47875, 564, 7236},
    /*   2 : VFNMADD231PH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.66.map6.w0 bc /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 28) 301 001(bc) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMADD231PH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+47884, 564, 7237},
    /*   3 : VFNMADD231PH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.66.map6.w0 bc /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 28) 301 001(bc) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMADD231PH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+47893, 564, 7237},
    /*   4 : VFNMADD231PH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.66.map6.w0 bc /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 48) 301 001(bc) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMADD231PH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+47902, 565, 7238},
    /*   5 : VFNMADD231PH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.66.map6.w0 bc /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 48) 301 001(bc) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMADD231PH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+47911, 565, 7238},
};

static const struct itemplate instrux_VFMADD132SH[2] = {
    /*   0 : VFMADD132SH xmmreg|mask|z,xmmreg*,xmmrm16|er [rvm:t1s:  evex.nds.lig.66.map6.w0 99 /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 306 001(99) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMADD132SH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+47920, 566, 7239},
    /*   1 : VFMADD132SH xmmreg|mask|z,xmmrm16|er [r+vm:t1s:  evex.nds.lig.66.map6.w0 99 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 306 001(99) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMADD132SH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+47929, 566, 7239},
};

static const struct itemplate instrux_VFMADD213SH[2] = {
    /*   0 : VFMADD213SH xmmreg|mask|z,xmmreg*,xmmrm16|er [rvm:t1s:  evex.nds.lig.66.map6.w0 a9 /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 306 001(a9) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMADD213SH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+47938, 566, 7240},
    /*   1 : VFMADD213SH xmmreg|mask|z,xmmrm16|er [r+vm:t1s:  evex.nds.lig.66.map6.w0 a9 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 306 001(a9) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMADD213SH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+47947, 566, 7240},
};

static const struct itemplate instrux_VFMADD231SH[2] = {
    /*   0 : VFMADD231SH xmmreg|mask|z,xmmreg*,xmmrm16|er [rvm:t1s:  evex.nds.lig.66.map6.w0 b9 /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 306 001(b9) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMADD231SH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+47956, 566, 7241},
    /*   1 : VFMADD231SH xmmreg|mask|z,xmmrm16|er [r+vm:t1s:  evex.nds.lig.66.map6.w0 b9 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 306 001(b9) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMADD231SH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+47965, 566, 7241},
};

static const struct itemplate instrux_VFNMADD132SH[2] = {
    /*   0 : VFNMADD132SH xmmreg|mask|z,xmmreg*,xmmrm16|er [rvm:t1s:  evex.nds.lig.66.map6.w0 9d /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 306 001(9d) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMADD132SH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+47974, 566, 7242},
    /*   1 : VFNMADD132SH xmmreg|mask|z,xmmrm16|er [r+vm:t1s:  evex.nds.lig.66.map6.w0 9d /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 306 001(9d) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMADD132SH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+47983, 566, 7242},
};

static const struct itemplate instrux_VFNMADD213SH[2] = {
    /*   0 : VFNMADD213SH xmmreg|mask|z,xmmreg*,xmmrm16|er [rvm:t1s:  evex.nds.lig.66.map6.w0 ad /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 306 001(ad) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMADD213SH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+47992, 566, 7243},
    /*   1 : VFNMADD213SH xmmreg|mask|z,xmmrm16|er [r+vm:t1s:  evex.nds.lig.66.map6.w0 ad /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 306 001(ad) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMADD213SH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+48001, 566, 7243},
};

static const struct itemplate instrux_VFNMADD231SH[2] = {
    /*   0 : VFNMADD231SH xmmreg|mask|z,xmmreg*,xmmrm16|er [rvm:t1s:  evex.nds.lig.66.map6.w0 bd /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 306 001(bd) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMADD231SH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+48010, 566, 7244},
    /*   1 : VFNMADD231SH xmmreg|mask|z,xmmrm16|er [r+vm:t1s:  evex.nds.lig.66.map6.w0 bd /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 306 001(bd) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMADD231SH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+48019, 566, 7244},
};

static const struct itemplate instrux_VFMSUB132PH[6] = {
    /*   0 : VFMSUB132PH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.66.map6.w0 9a /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 301 001(9a) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUB132PH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48028, 564, 7245},
    /*   1 : VFMSUB132PH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.66.map6.w0 9a /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 301 001(9a) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUB132PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48037, 564, 7245},
    /*   2 : VFMSUB132PH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.66.map6.w0 9a /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 28) 301 001(9a) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUB132PH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48046, 564, 7246},
    /*   3 : VFMSUB132PH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.66.map6.w0 9a /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 28) 301 001(9a) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUB132PH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48055, 564, 7246},
    /*   4 : VFMSUB132PH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.66.map6.w0 9a /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 48) 301 001(9a) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMSUB132PH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+48064, 565, 7247},
    /*   5 : VFMSUB132PH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.66.map6.w0 9a /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 48) 301 001(9a) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMSUB132PH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+48073, 565, 7247},
};

static const struct itemplate instrux_VFMSUB213PH[6] = {
    /*   0 : VFMSUB213PH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.66.map6.w0 aa /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 301 001(aa) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUB213PH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48082, 564, 7248},
    /*   1 : VFMSUB213PH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.66.map6.w0 aa /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 301 001(aa) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUB213PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48091, 564, 7248},
    /*   2 : VFMSUB213PH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.66.map6.w0 aa /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 28) 301 001(aa) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUB213PH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48100, 564, 7249},
    /*   3 : VFMSUB213PH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.66.map6.w0 aa /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 28) 301 001(aa) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUB213PH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48109, 564, 7249},
    /*   4 : VFMSUB213PH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.66.map6.w0 aa /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 48) 301 001(aa) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMSUB213PH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+48118, 565, 7250},
    /*   5 : VFMSUB213PH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.66.map6.w0 aa /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 48) 301 001(aa) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMSUB213PH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+48127, 565, 7250},
};

static const struct itemplate instrux_VFMSUB231PH[6] = {
    /*   0 : VFMSUB231PH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.66.map6.w0 ba /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 301 001(ba) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUB231PH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48136, 564, 7251},
    /*   1 : VFMSUB231PH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.66.map6.w0 ba /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 301 001(ba) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUB231PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48145, 564, 7251},
    /*   2 : VFMSUB231PH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.66.map6.w0 ba /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 28) 301 001(ba) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUB231PH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48154, 564, 7252},
    /*   3 : VFMSUB231PH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.66.map6.w0 ba /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 28) 301 001(ba) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFMSUB231PH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48163, 564, 7252},
    /*   4 : VFMSUB231PH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.66.map6.w0 ba /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 48) 301 001(ba) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMSUB231PH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+48172, 565, 7253},
    /*   5 : VFMSUB231PH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.66.map6.w0 ba /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 48) 301 001(ba) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMSUB231PH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+48181, 565, 7253},
};

static const struct itemplate instrux_VFNMSUB132PH[6] = {
    /*   0 : VFNMSUB132PH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.66.map6.w0 9e /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 301 001(9e) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMSUB132PH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48190, 564, 7254},
    /*   1 : VFNMSUB132PH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.66.map6.w0 9e /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 301 001(9e) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMSUB132PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48199, 564, 7254},
    /*   2 : VFNMSUB132PH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.66.map6.w0 9e /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 28) 301 001(9e) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMSUB132PH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48208, 564, 7255},
    /*   3 : VFNMSUB132PH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.66.map6.w0 9e /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 28) 301 001(9e) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMSUB132PH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48217, 564, 7255},
    /*   4 : VFNMSUB132PH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.66.map6.w0 9e /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 48) 301 001(9e) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMSUB132PH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+48226, 565, 7256},
    /*   5 : VFNMSUB132PH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.66.map6.w0 9e /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 48) 301 001(9e) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMSUB132PH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+48235, 565, 7256},
};

static const struct itemplate instrux_VFNMSUB213PH[6] = {
    /*   0 : VFNMSUB213PH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.66.map6.w0 ae /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 301 001(ae) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMSUB213PH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48244, 564, 7257},
    /*   1 : VFNMSUB213PH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.66.map6.w0 ae /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 301 001(ae) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMSUB213PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48253, 564, 7257},
    /*   2 : VFNMSUB213PH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.66.map6.w0 ae /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 28) 301 001(ae) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMSUB213PH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48262, 564, 7258},
    /*   3 : VFNMSUB213PH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.66.map6.w0 ae /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 28) 301 001(ae) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMSUB213PH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48271, 564, 7258},
    /*   4 : VFNMSUB213PH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.66.map6.w0 ae /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 48) 301 001(ae) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMSUB213PH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+48280, 565, 7259},
    /*   5 : VFNMSUB213PH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.66.map6.w0 ae /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 48) 301 001(ae) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMSUB213PH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+48289, 565, 7259},
};

static const struct itemplate instrux_VFNMSUB231PH[6] = {
    /*   0 : VFNMSUB231PH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.66.map6.w0 be /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 301 001(be) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMSUB231PH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48298, 564, 7260},
    /*   1 : VFNMSUB231PH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.66.map6.w0 be /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 301 001(be) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMSUB231PH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48307, 564, 7260},
    /*   2 : VFNMSUB231PH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.66.map6.w0 be /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 28) 301 001(be) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMSUB231PH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48316, 564, 7261},
    /*   3 : VFNMSUB231PH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.66.map6.w0 be /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 28) 301 001(be) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFNMSUB231PH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48325, 564, 7261},
    /*   4 : VFNMSUB231PH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.66.map6.w0 be /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 48) 301 001(be) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMSUB231PH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+48334, 565, 7262},
    /*   5 : VFNMSUB231PH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.66.map6.w0 be /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 48) 301 001(be) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMSUB231PH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+48343, 565, 7262},
};

static const struct itemplate instrux_VFMSUB132SH[2] = {
    /*   0 : VFMSUB132SH xmmreg|mask|z,xmmreg*,xmmrm16|er [rvm:t1s:  evex.nds.lig.66.map6.w0 9b /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 306 001(9b) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMSUB132SH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+48352, 566, 7263},
    /*   1 : VFMSUB132SH xmmreg|mask|z,xmmrm16|er [r+vm:t1s:  evex.nds.lig.66.map6.w0 9b /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 306 001(9b) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMSUB132SH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+48361, 566, 7263},
};

static const struct itemplate instrux_VFMSUB213SH[2] = {
    /*   0 : VFMSUB213SH xmmreg|mask|z,xmmreg*,xmmrm16|er [rvm:t1s:  evex.nds.lig.66.map6.w0 ab /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 306 001(ab) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMSUB213SH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+48370, 566, 7264},
    /*   1 : VFMSUB213SH xmmreg|mask|z,xmmrm16|er [r+vm:t1s:  evex.nds.lig.66.map6.w0 ab /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 306 001(ab) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMSUB213SH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+48379, 566, 7264},
};

static const struct itemplate instrux_VFMSUB231SH[2] = {
    /*   0 : VFMSUB231SH xmmreg|mask|z,xmmreg*,xmmrm16|er [rvm:t1s:  evex.nds.lig.66.map6.w0 bb /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 306 001(bb) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMSUB231SH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+48388, 566, 7265},
    /*   1 : VFMSUB231SH xmmreg|mask|z,xmmrm16|er [r+vm:t1s:  evex.nds.lig.66.map6.w0 bb /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 306 001(bb) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFMSUB231SH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+48397, 566, 7265},
};

static const struct itemplate instrux_VFNMSUB132SH[2] = {
    /*   0 : VFNMSUB132SH xmmreg|mask|z,xmmreg*,xmmrm16|er [rvm:t1s:  evex.nds.lig.66.map6.w0 9f /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 306 001(9f) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMSUB132SH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+48406, 566, 7266},
    /*   1 : VFNMSUB132SH xmmreg|mask|z,xmmrm16|er [r+vm:t1s:  evex.nds.lig.66.map6.w0 9f /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 306 001(9f) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMSUB132SH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+48415, 566, 7266},
};

static const struct itemplate instrux_VFNMSUB213SH[2] = {
    /*   0 : VFNMSUB213SH xmmreg|mask|z,xmmreg*,xmmrm16|er [rvm:t1s:  evex.nds.lig.66.map6.w0 af /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 306 001(af) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMSUB213SH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+48424, 566, 7267},
    /*   1 : VFNMSUB213SH xmmreg|mask|z,xmmrm16|er [r+vm:t1s:  evex.nds.lig.66.map6.w0 af /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 306 001(af) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMSUB213SH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+48433, 566, 7267},
};

static const struct itemplate instrux_VFNMSUB231SH[2] = {
    /*   0 : VFNMSUB231SH xmmreg|mask|z,xmmreg*,xmmrm16|er [rvm:t1s:  evex.nds.lig.66.map6.w0 bf /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 306 001(bf) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMSUB231SH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+48442, 566, 7268},
    /*   1 : VFNMSUB231SH xmmreg|mask|z,xmmrm16|er [r+vm:t1s:  evex.nds.lig.66.map6.w0 bf /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 306 001(bf) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFNMSUB231SH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+48451, 566, 7268},
};

static const struct itemplate instrux_VFPCLASSPH[3] = {
    /*   0 : VFPCLASSPH kreg|mask,xmmrm128|b16,imm8 [rmi:fv:   evex.128.np.0f3a.w0 66 /r ib      ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f3 7c 08) 301 001(66) 110 022 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFPCLASSPH, 3, {OPMASKREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK,B16,0,0,0}, nasm_bytecodes+22783, 564, 7269},
    /*   1 : VFPCLASSPH kreg|mask,ymmrm256|b16,imm8 [rmi:fv:   evex.256.np.0f3a.w0 66 /r ib      ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f3 7c 28) 301 001(66) 110 022 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VFPCLASSPH, 3, {OPMASKREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK,B16,0,0,0}, nasm_bytecodes+22793, 564, 7270},
    /*   2 : VFPCLASSPH kreg|mask,zmmrm512|b16,imm8 [rmi:fv:   evex.512.np.0f3a.w0 66 /r ib      ] AVX512FP16,FUTURE */
        /* 250(f3 7c 48) 301 001(66) 110 022 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFPCLASSPH, 3, {OPMASKREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK,B16,0,0,0}, nasm_bytecodes+22803, 565, 7271},
};

static const struct itemplate instrux_VFPCLASSSH[1] = {
    /*   0 : VFPCLASSSH kreg|mask,xmmrm16,imm8 [rmi:t1s:  evex.lig.np.0f3a.w0 67 /r ib      ] AVX512FP16,FUTURE */
        /* 250(f3 7c 08) 306 001(67) 110 022 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VFPCLASSSH, 3, {OPMASKREG,RM_XMM|BITS16,IMM_NORMAL|BITS8,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+22813, 566, 7272},
};

static const struct itemplate instrux_VGETEXPPH[3] = {
    /*   0 : VGETEXPPH xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.66.map6.w0 42 /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f6 7d 08) 301 001(42) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VGETEXPPH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48460, 564, 7273},
    /*   1 : VGETEXPPH ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.66.map6.w0 42 /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f6 7d 28) 301 001(42) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VGETEXPPH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48469, 564, 7274},
    /*   2 : VGETEXPPH zmmreg|mask|z,zmmrm512|b16|sae [rm:fv:    evex.512.66.map6.w0 42 /r         ] AVX512FP16,FUTURE */
        /* 250(f6 7d 48) 301 001(42) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VGETEXPPH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|SAE,0,0,0}, nasm_bytecodes+48478, 565, 7275},
};

static const struct itemplate instrux_VGETEXPSH[1] = {
    /*   0 : VGETEXPSH xmmreg|mask|z,xmmreg,xmmrm16|sae [rvm:t1s:  evex.lig.66.map6.w0 43 /r         ] AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 306 001(43) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VGETEXPSH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+48487, 566, 7276},
};

static const struct itemplate instrux_VGETMANTPH[3] = {
    /*   0 : VGETMANTPH xmmreg|mask|z,xmmrm128|b16,imm8 [rmi:fv:   evex.128.np.0f3a.w0 26 /r ib      ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f3 7c 08) 301 001(26) 110 022 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VGETMANTPH, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+22823, 564, 7277},
    /*   1 : VGETMANTPH ymmreg|mask|z,ymmrm256|b16,imm8 [rmi:fv:   evex.256.np.0f3a.w0 26 /r ib      ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f3 7c 28) 301 001(26) 110 022 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VGETMANTPH, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+22833, 564, 7278},
    /*   2 : VGETMANTPH zmmreg|mask|z,zmmrm512|b16|sae,imm8 [rmi:fv:   evex.512.np.0f3a.w0 26 /r ib      ] AVX512FP16,FUTURE */
        /* 250(f3 7c 48) 301 001(26) 110 022 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VGETMANTPH, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B16|SAE,0,0,0}, nasm_bytecodes+22843, 565, 7279},
};

static const struct itemplate instrux_VGETMANTSH[1] = {
    /*   0 : VGETMANTSH xmmreg|mask|z,xmmreg,xmmrm16|sae,imm8 [rvmi:t1s: evex.lig.np.0f3a.w0 27 /r ib      ] AVX512FP16,FUTURE */
        /* 241(f3 7c 08) 306 001(27) 120 023 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VGETMANTSH, 4, {XMMREG,XMMREG,RM_XMM|BITS16,IMM_NORMAL|BITS8,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+22853, 566, 7280},
};

static const struct itemplate instrux_VMAXPH[12] = {
    /*   0 : VMAXPH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.128.np.map5.w0 5f /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f5 7c 08) 301 001(5f) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VMAXPH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48496, 564, 7281},
    /*   1 : VMAXPH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.128.np.map5.w0 5f /r         ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f5 7c 08) 301 001(5f) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VMAXPH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48505, 564, 7281},
    /*   2 : VMAXPH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.256.np.map5.w0 5f /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f5 7c 28) 301 001(5f) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VMAXPH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48514, 564, 7282},
    /*   3 : VMAXPH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.256.np.map5.w0 5f /r         ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f5 7c 28) 301 001(5f) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VMAXPH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48523, 564, 7282},
    /*   4 : VMAXPH zmmreg|mask|z,zmmreg*,zmmrm512|b16|sae [rvm:fv:   evex.512.np.map5.w0 5f /r         ] AVX512FP16,FUTURE */
        /* 241(f5 7c 48) 301 001(5f) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMAXPH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|SAE,0,0}, nasm_bytecodes+48532, 565, 7283},
    /*   5 : VMAXPH zmmreg|mask|z,zmmrm512|b16|sae [r+vm:fv:   evex.512.np.map5.w0 5f /r         ] ND,AVX512FP16,FUTURE */
        /* 240(f5 7c 48) 301 001(5f) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMAXPH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|SAE,0,0,0}, nasm_bytecodes+48541, 565, 7283},
    /*   6 : VMAXPH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.128.np.map5.w0 57 /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f5 7c 08) 301 001(57) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VMAXPH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49063, 564, 7332},
    /*   7 : VMAXPH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.128.np.map5.w0 57 /r         ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f5 7c 08) 301 001(57) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VMAXPH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49072, 564, 7332},
    /*   8 : VMAXPH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.256.np.map5.w0 57 /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f5 7c 28) 301 001(57) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VMAXPH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49081, 564, 7333},
    /*   9 : VMAXPH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.256.np.map5.w0 57 /r         ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f5 7c 28) 301 001(57) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VMAXPH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49090, 564, 7333},
    /*  10 : VMAXPH zmmreg|mask|z,zmmreg*,zmmrm512|b16|sae [rvm:fv:   evex.512.np.map5.w0 57 /r         ] AVX512FP16,FUTURE */
        /* 241(f5 7c 48) 301 001(57) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMAXPH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|SAE,0,0}, nasm_bytecodes+49099, 565, 7334},
    /*  11 : VMAXPH zmmreg|mask|z,zmmrm512|b16|sae [r+vm:fv:   evex.512.np.map5.w0 57 /r         ] ND,AVX512FP16,FUTURE */
        /* 240(f5 7c 48) 301 001(57) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMAXPH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|SAE,0,0,0}, nasm_bytecodes+49108, 565, 7334},
};

static const struct itemplate instrux_VMAXSH[3] = {
    /*   0 : VMAXSH xmmreg|mask|z,xmmreg,xmmrm16|sae [rvm:t1s:  evex.lig.f3.map5.w0 5f /r         ] AVX512FP16,FUTURE */
        /* 241(f5 7e 08) 306 001(5f) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMAXSH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+48550, 566, 7284},
    /*   1 : VMAXSH xmmreg|mask|z,xmmreg*,xmmrm16|sae [rvm:t1s:  evex.lig.f3.map5.w0 57 /r         ] AVX512FP16,FUTURE */
        /* 241(f5 7e 08) 306 001(57) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMAXSH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+49117, 566, 7335},
    /*   2 : VMAXSH xmmreg|mask|z,xmmrm16|sae [r+vm:t1s:  evex.lig.f3.map5.w0 57 /r         ] ND,AVX512FP16,FUTURE */
        /* 240(f5 7e 08) 306 001(57) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMAXSH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+49126, 566, 7335},
};

static const struct itemplate instrux_VMINPH[12] = {
    /*   0 : VMINPH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.128.np.map5.w0 5d /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f5 7c 08) 301 001(5d) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VMINPH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48559, 564, 7285},
    /*   1 : VMINPH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.128.np.map5.w0 5d /r         ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f5 7c 08) 301 001(5d) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VMINPH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48568, 564, 7285},
    /*   2 : VMINPH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.256.np.map5.w0 5d /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f5 7c 28) 301 001(5d) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VMINPH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48577, 564, 7286},
    /*   3 : VMINPH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.256.np.map5.w0 5d /r         ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f5 7c 28) 301 001(5d) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VMINPH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48586, 564, 7286},
    /*   4 : VMINPH zmmreg|mask|z,zmmreg*,zmmrm512|b16|sae [rvm:fv:   evex.512.np.map5.w0 5d /r         ] AVX512FP16,FUTURE */
        /* 241(f5 7c 48) 301 001(5d) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMINPH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|SAE,0,0}, nasm_bytecodes+48595, 565, 7287},
    /*   5 : VMINPH zmmreg|mask|z,zmmrm512|b16|sae [r+vm:fv:   evex.512.np.map5.w0 5d /r         ] ND,AVX512FP16,FUTURE */
        /* 240(f5 7c 48) 301 001(5d) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMINPH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|SAE,0,0,0}, nasm_bytecodes+48604, 565, 7287},
    /*   6 : VMINPH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.128.np.map5.w0 5d /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f5 7c 08) 301 001(5d) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VMINPH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48559, 564, 7328},
    /*   7 : VMINPH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.128.np.map5.w0 5d /r         ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f5 7c 08) 301 001(5d) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VMINPH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48568, 564, 7328},
    /*   8 : VMINPH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.256.np.map5.w0 5d /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f5 7c 28) 301 001(5d) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VMINPH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48577, 564, 7329},
    /*   9 : VMINPH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.256.np.map5.w0 5d /r         ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f5 7c 28) 301 001(5d) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VMINPH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48586, 564, 7329},
    /*  10 : VMINPH zmmreg|mask|z,zmmreg*,zmmrm512|b16|sae [rvm:fv:   evex.512.np.map5.w0 5d /r         ] AVX512FP16,FUTURE */
        /* 241(f5 7c 48) 301 001(5d) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMINPH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|SAE,0,0}, nasm_bytecodes+48595, 565, 7330},
    /*  11 : VMINPH zmmreg|mask|z,zmmrm512|b16|sae [r+vm:fv:   evex.512.np.map5.w0 5d /r         ] ND,AVX512FP16,FUTURE */
        /* 240(f5 7c 48) 301 001(5d) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMINPH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|SAE,0,0,0}, nasm_bytecodes+48604, 565, 7330},
};

static const struct itemplate instrux_VMINSH[3] = {
    /*   0 : VMINSH xmmreg|mask|z,xmmreg,xmmrm16|sae [rvm:t1s:  evex.lig.f3.map5.w0 5d /r         ] AVX512FP16,FUTURE */
        /* 241(f5 7e 08) 306 001(5d) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMINSH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+48613, 566, 7288},
    /*   1 : VMINSH xmmreg|mask|z,xmmreg*,xmmrm16|sae [rvm:t1s:  evex.lig.f3.map5.w0 5d /r         ] AVX512FP16,FUTURE */
        /* 241(f5 7e 08) 306 001(5d) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMINSH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+48613, 566, 7331},
    /*   2 : VMINSH xmmreg|mask|z,xmmrm16|sae [r+vm:t1s:  evex.lig.f3.map5.w0 5d /r         ] ND,AVX512FP16,FUTURE */
        /* 240(f5 7e 08) 306 001(5d) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMINSH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+49054, 566, 7331},
};

static const struct itemplate instrux_VMOVSH[6] = {
    /*   0 : VMOVSH xmmreg|mask|z,mem16 [rm:t1s16: evex.lig.f3.map5.w0 10 /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7e 08) 305 001(10) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMOVSH, 2, {XMMREG,MEMORY|BITS16,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+48622, 566, 7289},
    /*   1 : VMOVSH mem16|mask,xmmreg [mr:t1s16: evex.lig.f3.map5.w0 11 /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7e 08) 305 001(11) 101 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMOVSH, 2, {MEMORY|BITS16,XMMREG,0,0,0}, {MASK,0,0,0,0}, nasm_bytecodes+48631, 566, 7290},
    /*   2 : VMOVSH xmmreg|mask|z,xmmreg*,xmmreg [rvm:      evex.nds.lig.f3.map5.w0 10 /r     ] AVX512FP16,FUTURE */
        /* 241(f5 7e 08) 300 001(10) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMOVSH, 3, {XMMREG,XMMREG,XMMREG,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+48640, 566, 7291},
    /*   3 : VMOVSH xmmreg|mask|z,xmmreg [r+vm:      evex.nds.lig.f3.map5.w0 10 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f5 7e 08) 300 001(10) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMOVSH, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+48649, 566, 7291},
    /*   4 : VMOVSH xmmreg|mask|z,xmmreg*,xmmreg [rvm:      evex.nds.lig.f3.map5.w0 11 /r     ] AVX512FP16,FUTURE */
        /* 241(f5 7e 08) 300 001(11) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMOVSH, 3, {XMMREG,XMMREG,XMMREG,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+48658, 566, 7292},
    /*   5 : VMOVSH xmmreg|mask|z,xmmreg [r+vm:      evex.nds.lig.f3.map5.w0 11 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f5 7e 08) 300 001(11) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMOVSH, 2, {XMMREG,XMMREG,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+48667, 566, 7292},
};

static const struct itemplate instrux_VMOVW[4] = {
    /*   0 : VMOVW xmmreg|mask|z,rm16 [rm:t1s:   evex.128.66.map5.wig 6e /r        ] AVX512FP16,FUTURE */
        /* 250(f5 7d 08) 306 001(6e) 110 : WIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMOVW, 2, {XMMREG,RM_GPR|BITS16,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+48676, 635, 7293},
    /*   1 : VMOVW rm16,xmmreg [mr:t1s:   evex.128.66.map5.wig 7e /r        ] AVX512FP16,FUTURE */
        /* 250(f5 7d 08) 306 001(7e) 101 : WIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMOVW, 2, {RM_GPR|BITS16,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+48685, 635, 7294},
    /*   2 : VMOVW xmmreg,xmmrm16 [rm:t1s:   evex.128.f3.map5.w0 6e /r         ] AVX10_2,FUTURE */
        /* 250(f5 7e 08) 306 001(6e) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMOVW, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+51178, 643, 7641},
    /*   3 : VMOVW xmmrm16,xmmreg [mr:t1s:   evex.128.f3.map5.w0 7e /r         ] AVX10_2,FUTURE */
        /* 250(f5 7e 08) 306 001(7e) 101 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMOVW, 2, {RM_XMM|BITS16,XMMREG,0,0,0}, NO_DECORATOR, nasm_bytecodes+51187, 643, 7642},
};

static const struct itemplate instrux_VMULPH[6] = {
    /*   0 : VMULPH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.np.map5.w0 59 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f5 7c 08) 301 001(59) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VMULPH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48694, 564, 7295},
    /*   1 : VMULPH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.np.map5.w0 59 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f5 7c 08) 301 001(59) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VMULPH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48703, 564, 7295},
    /*   2 : VMULPH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.np.map5.w0 59 /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f5 7c 28) 301 001(59) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VMULPH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48712, 564, 7296},
    /*   3 : VMULPH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.np.map5.w0 59 /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f5 7c 28) 301 001(59) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VMULPH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48721, 564, 7296},
    /*   4 : VMULPH zmmreg|mask|z,zmmreg*,zmmrm512|b16 [rvm:fv:   evex.nds.512.np.map5.w0 59 /r     ] AVX512FP16,FUTURE */
        /* 241(f5 7c 48) 301 001(59) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMULPH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48730, 565, 7297},
    /*   5 : VMULPH zmmreg|mask|z,zmmrm512|b16 [r+vm:fv:   evex.nds.512.np.map5.w0 59 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f5 7c 48) 301 001(59) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMULPH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48739, 565, 7297},
};

static const struct itemplate instrux_VMULSH[2] = {
    /*   0 : VMULSH xmmreg|mask|z,xmmreg*,xmmrm16|er [rvm:t1s16:evex.nds.lig.f3.map5.w0 59 /r     ] AVX512FP16,FUTURE */
        /* 241(f5 7e 08) 305 001(59) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMULSH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+48748, 566, 7298},
    /*   1 : VMULSH xmmreg|mask|z,xmmrm16|er [r+vm:t1s16:evex.nds.lig.f3.map5.w0 59 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f5 7e 08) 305 001(59) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VMULSH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+48757, 566, 7298},
};

static const struct itemplate instrux_VRCPPH[3] = {
    /*   0 : VRCPPH xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.66.map6.w0 4c /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f6 7d 08) 301 001(4c) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VRCPPH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48766, 564, 7299},
    /*   1 : VRCPPH ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.66.map6.w0 4c /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f6 7d 28) 301 001(4c) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VRCPPH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48775, 564, 7300},
    /*   2 : VRCPPH zmmreg|mask|z,zmmrm512|b16 [rm:fv:    evex.512.66.map6.w0 4c /r         ] AVX512FP16,FUTURE */
        /* 250(f6 7d 48) 301 001(4c) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VRCPPH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48784, 565, 7301},
};

static const struct itemplate instrux_VRCPSH[2] = {
    /*   0 : VRCPSH xmmreg|mask|z,xmmreg*,xmmrm16|sae [rvm:t1s:  evex.nds.lig.66.map6.w0 4d /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 306 001(4d) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VRCPSH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+48793, 566, 7302},
    /*   1 : VRCPSH xmmreg|mask|z,xmmrm16|sae [r+vm:t1s:  evex.nds.lig.66.map6.w0 4d /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 306 001(4d) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VRCPSH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+48802, 566, 7302},
};

static const struct itemplate instrux_VREDUCEPH[3] = {
    /*   0 : VREDUCEPH xmmreg|mask|z,xmmrm128|b16,imm8 [rmi:fv:   evex.128.np.0f3a.w0 56 /r ib      ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f3 7c 08) 301 001(56) 110 022 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VREDUCEPH, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+22863, 564, 7303},
    /*   1 : VREDUCEPH ymmreg|mask|z,ymmrm256|b16,imm8 [rmi:fv:   evex.256.np.0f3a.w0 56 /r ib      ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f3 7c 28) 301 001(56) 110 022 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VREDUCEPH, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+22873, 564, 7304},
    /*   2 : VREDUCEPH zmmreg|mask|z,zmmrm512|b16|sae,imm8 [rmi:fv:   evex.512.np.0f3a.w0 56 /r ib      ] AVX512FP16,FUTURE */
        /* 250(f3 7c 48) 301 001(56) 110 022 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VREDUCEPH, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B16|SAE,0,0,0}, nasm_bytecodes+22883, 565, 7305},
};

static const struct itemplate instrux_VREDUCESH[2] = {
    /*   0 : VREDUCESH xmmreg|mask|z,xmmreg*,xmmrm16|sae,imm8 [rvmi:t1s: evex.nds.lig.np.0f3a.w0 57 /r ib  ] AVX512FP16,FUTURE */
        /* 241(f3 7c 08) 306 001(57) 120 023 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VREDUCESH, 4, {XMMREG,XMMREG,RM_XMM|BITS16,IMM_NORMAL|BITS8,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+22893, 566, 7306},
    /*   1 : VREDUCESH xmmreg|mask|z,xmmrm16|sae,imm8 [r+vmi:t1s: evex.nds.lig.np.0f3a.w0 57 /r ib  ] ND,AVX512FP16,FUTURE */
        /* 240(f3 7c 08) 306 001(57) 110 022 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VREDUCESH, 3, {XMMREG,RM_XMM|BITS16,IMM_NORMAL|BITS8,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+22903, 566, 7306},
};

static const struct itemplate instrux_VENDSCALEPH[3] = {
    /*   0 : VENDSCALEPH xmmreg|mask|z,xmmrm128|b16,imm8 [rmi:fv:   evex.128.np.0f3a.w0 08 /r ib      ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f3 7c 08) 301 001(08) 110 022 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VENDSCALEPH, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+21563, 564, 7307},
    /*   1 : VENDSCALEPH ymmreg|mask|z,ymmrm256|b16,imm8 [rmi:fv:   evex.256.np.0f3a.w0 08 /r ib      ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f3 7c 28) 301 001(08) 110 022 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VENDSCALEPH, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+21573, 564, 7308},
    /*   2 : VENDSCALEPH zmmreg|mask|z,zmmrm512|b16|sae,imm8 [rmi:fv:   evex.512.np.0f3a.w0 08 /r ib      ] AVX512FP16,FUTURE */
        /* 250(f3 7c 48) 301 001(08) 110 022 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VENDSCALEPH, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B16|SAE,0,0,0}, nasm_bytecodes+21583, 565, 7309},
};

static const struct itemplate instrux_VENDSCALESH[2] = {
    /*   0 : VENDSCALESH xmmreg|mask|z,xmmreg*,xmmrm16|sae,imm8 [rvmi:t1s: evex.nds.lig.np.0f3a.w0 0a /r ib  ] AVX512FP16,FUTURE */
        /* 241(f3 7c 08) 306 001(0a) 120 023 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VENDSCALESH, 4, {XMMREG,XMMREG,RM_XMM|BITS16,IMM_NORMAL|BITS8,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+21643, 566, 7310},
    /*   1 : VENDSCALESH xmmreg|mask|z,xmmrm16|sae,imm8 [r+vmi:t1s: evex.nds.lig.np.0f3a.w0 0a /r ib  ] ND,AVX512FP16,FUTURE */
        /* 240(f3 7c 08) 306 001(0a) 110 022 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VENDSCALESH, 3, {XMMREG,RM_XMM|BITS16,IMM_NORMAL|BITS8,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+21653, 566, 7310},
};

static const struct itemplate instrux_VRSQRTPH[3] = {
    /*   0 : VRSQRTPH xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.66.map6.w0 4e /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f6 7d 08) 301 001(4e) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VRSQRTPH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48811, 564, 7311},
    /*   1 : VRSQRTPH ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.66.map6.w0 4e /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f6 7d 28) 301 001(4e) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VRSQRTPH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48820, 564, 7312},
    /*   2 : VRSQRTPH zmmreg|mask|z,zmmrm512|b16|sae [rm:fv:    evex.512.66.map6.w0 4e /r         ] AVX512FP16,FUTURE */
        /* 250(f6 7d 48) 301 001(4e) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VRSQRTPH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|SAE,0,0,0}, nasm_bytecodes+48829, 565, 7313},
};

static const struct itemplate instrux_VRSQRTSH[2] = {
    /*   0 : VRSQRTSH xmmreg|mask|z,xmmreg*,xmmrm16|sae [rvm:t1s:  evex.nds.lig.66.map6.w0 4f /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 306 001(4f) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VRSQRTSH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+48838, 566, 7314},
    /*   1 : VRSQRTSH xmmreg|mask|z,xmmrm16|sae [r+vm:t1s:  evex.nds.lig.66.map6.w0 4f /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 306 001(4f) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VRSQRTSH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,SAE,0,0,0}, nasm_bytecodes+48847, 566, 7314},
};

static const struct itemplate instrux_VSCALEFPH[6] = {
    /*   0 : VSCALEFPH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.66.map6.w0 2c /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 301 001(2c) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VSCALEFPH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48856, 564, 7315},
    /*   1 : VSCALEFPH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.66.map6.w0 2c /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 301 001(2c) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VSCALEFPH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48865, 564, 7315},
    /*   2 : VSCALEFPH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.66.map6.w0 2c /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f6 7d 28) 301 001(2c) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VSCALEFPH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48874, 564, 7316},
    /*   3 : VSCALEFPH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.66.map6.w0 2c /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f6 7d 28) 301 001(2c) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VSCALEFPH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48883, 564, 7316},
    /*   4 : VSCALEFPH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.66.map6.w0 2c /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 48) 301 001(2c) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VSCALEFPH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+48892, 565, 7317},
    /*   5 : VSCALEFPH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.66.map6.w0 2c /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 48) 301 001(2c) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VSCALEFPH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+48901, 565, 7317},
};

static const struct itemplate instrux_VSCALEFSH[2] = {
    /*   0 : VSCALEFSH xmmreg|mask|z,xmmreg*,xmmrm16|er [rvm:t1s:  evex.nds.lig.66.map6.w0 2d /r     ] AVX512FP16,FUTURE */
        /* 241(f6 7d 08) 306 001(2d) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VSCALEFSH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+48910, 566, 7318},
    /*   1 : VSCALEFSH xmmreg|mask|z,xmmrm16|er [r+vm:t1s:  evex.nds.lig.66.map6.w0 2d /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f6 7d 08) 306 001(2d) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VSCALEFSH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+48919, 566, 7318},
};

static const struct itemplate instrux_VSQRTPH[3] = {
    /*   0 : VSQRTPH xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.np.map5.w0 51 /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7c 08) 301 001(51) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VSQRTPH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48928, 564, 7319},
    /*   1 : VSQRTPH ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.np.map5.w0 51 /r         ] AVX512VL,AVX512FP16,FUTURE */
        /* 250(f5 7c 28) 301 001(51) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VSQRTPH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48937, 564, 7320},
    /*   2 : VSQRTPH zmmreg|mask|z,zmmrm512|b16|er [rm:fv:    evex.512.np.map5.w0 51 /r         ] AVX512FP16,FUTURE */
        /* 250(f5 7c 48) 301 001(51) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VSQRTPH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+48946, 565, 7321},
};

static const struct itemplate instrux_VSQRTSH[2] = {
    /*   0 : VSQRTSH xmmreg|mask|z,xmmreg*,xmmrm16|er [rvm:t1s:  evex.nds.lig.f3.map5.w0 51 /r     ] AVX512FP16,FUTURE */
        /* 241(f5 7e 08) 306 001(51) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VSQRTSH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+48955, 566, 7322},
    /*   1 : VSQRTSH xmmreg|mask|z,xmmrm16|er [r+vm:t1s:  evex.nds.lig.f3.map5.w0 51 /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f5 7e 08) 306 001(51) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VSQRTSH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+48964, 566, 7322},
};

static const struct itemplate instrux_VSUBPH[6] = {
    /*   0 : VSUBPH xmmreg|mask|z,xmmreg*,xmmrm128|b16 [rvm:fv:   evex.nds.128.np.map5.w0 5c /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f5 7c 08) 301 001(5c) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VSUBPH, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48973, 564, 7323},
    /*   1 : VSUBPH xmmreg|mask|z,xmmrm128|b16 [r+vm:fv:   evex.nds.128.np.map5.w0 5c /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f5 7c 08) 301 001(5c) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VSUBPH, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+48982, 564, 7323},
    /*   2 : VSUBPH ymmreg|mask|z,ymmreg*,ymmrm256|b16 [rvm:fv:   evex.nds.256.np.map5.w0 5c /r     ] AVX512VL,AVX512FP16,FUTURE */
        /* 241(f5 7c 28) 301 001(5c) 120 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VSUBPH, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+48991, 564, 7324},
    /*   3 : VSUBPH ymmreg|mask|z,ymmrm256|b16 [r+vm:fv:   evex.nds.256.np.map5.w0 5c /r     ] ND,AVX512VL,AVX512FP16,FUTURE */
        /* 240(f5 7c 28) 301 001(5c) 110 : EVEX,PROT,AVX512VL,AVX512FP16,FUTURE */
        {I_VSUBPH, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49000, 564, 7324},
    /*   4 : VSUBPH zmmreg|mask|z,zmmreg*,zmmrm512|b16|er [rvm:fv:   evex.nds.512.np.map5.w0 5c /r     ] AVX512FP16,FUTURE */
        /* 241(f5 7c 48) 301 001(5c) 120 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VSUBPH, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16|ER,0,0}, nasm_bytecodes+49009, 565, 7325},
    /*   5 : VSUBPH zmmreg|mask|z,zmmrm512|b16|er [r+vm:fv:   evex.nds.512.np.map5.w0 5c /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f5 7c 48) 301 001(5c) 110 : EVEX,PROT,AVX512FP16,FUTURE */
        {I_VSUBPH, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+49018, 565, 7325},
};

static const struct itemplate instrux_VSUBSH[2] = {
    /*   0 : VSUBSH xmmreg|mask|z,xmmreg*,xmmrm16|er [rvm:t1s16:evex.nds.lig.f3.map5.w0 5c /r     ] AVX512FP16,FUTURE */
        /* 241(f5 7e 08) 305 001(5c) 120 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VSUBSH, 3, {XMMREG,XMMREG,RM_XMM|BITS16,0,0}, {MASK|Z,0,ER,0,0}, nasm_bytecodes+49027, 566, 7326},
    /*   1 : VSUBSH xmmreg|mask|z,xmmrm16|er [r+vm:t1s16:evex.nds.lig.f3.map5.w0 5c /r     ] ND,AVX512FP16,FUTURE */
        /* 240(f5 7e 08) 305 001(5c) 110 : LIG,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VSUBSH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {MASK|Z,ER,0,0,0}, nasm_bytecodes+49036, 566, 7326},
};

static const struct itemplate instrux_VUCOMISH[1] = {
    /*   0 : VUCOMISH xmmreg,xmmrm16|sae [rm:t1s:   evex.lig.np.map5.w0 2e /r         ] FL,AVX512FP16,FUTURE */
        /* 250(f5 7c 08) 306 001(2e) 110 : LIG,FL,EVEX,PROT,AVX512FP16,FUTURE */
        {I_VUCOMISH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+49045, 634, 7327},
};

static const struct itemplate instrux_AADD[4] = {
    /*   0 : AADD mem32,reg32 [mr:       o32 np 0f38 fc /r                 ] AR0-1,SQ,LONG,PROT,RAOINT,X86_64 */
        /* 321 360 356 001(fc) 101 : AR0,AR1,SQ,NOAPX,LONG,PROT,RAOINT,X86_64 */
        {I_AADD, 2, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66317, 636, 7338},
    /*   1 : AADD mem64,reg64 [mr:       o64 np 0f38 fc /r                 ] AR0-1,SQ,LONG,PROT,RAOINT,X86_64 */
        /* 324 360 356 001(fc) 101 : AR0,AR1,SQ,NOAPX,LONG,PROT,RAOINT,X86_64 */
        {I_AADD, 2, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66324, 636, 7339},
    /*   2 : AADD mem32,reg32 [mr:       evex.nf0.nd0.l0.np.m4.o32 fc /r   ] AR0-1,SQ,LONG,PROT,RAOINT,APX,X86_64 */
        /* 250(f4 7c 08) 300 321 001(fc) 101 : AR0,AR1,SQ,WW,LONG,EVEX,PROT,RAOINT,APX,X86_64 */
        {I_AADD, 2, {MEMORY|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+22913, 637, 7340},
    /*   3 : AADD mem64,reg64 [mr:       evex.nf0.nd0.l0.np.m4.o64 fc /r   ] AR0-1,SQ,LONG,PROT,RAOINT,APX,X86_64 */
        /* 250(f4 fc 08) 300 324 001(fc) 101 : AR0,AR1,SQ,WW,LONG,EVEX,PROT,RAOINT,APX,X86_64 */
        {I_AADD, 2, {MEMORY|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+22923, 637, 7341},
};

static const struct itemplate instrux_AAND[4] = {
    /*   0 : AAND mem32,reg32 [mr:       o32 66 0f38 fc /r                 ] AR0-1,SQ,LONG,PROT,RAOINT,X86_64 */
        /* 321 361 356 001(fc) 101 : AR0,AR1,SQ,NOAPX,LONG,PROT,RAOINT,X86_64 */
        {I_AAND, 2, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66331, 636, 7342},
    /*   1 : AAND mem64,reg64 [mr:       o64 66 0f38 fc /r                 ] AR0-1,SQ,LONG,PROT,RAOINT,X86_64 */
        /* 324 361 356 001(fc) 101 : AR0,AR1,SQ,NOAPX,LONG,PROT,RAOINT,X86_64 */
        {I_AAND, 2, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66338, 636, 7343},
    /*   2 : AAND mem32,reg32 [mr:       evex.nf0.nd0.l0.66.m4.o32 fc /r   ] AR0-1,SQ,LONG,PROT,RAOINT,APX,X86_64 */
        /* 250(f4 7d 08) 300 321 001(fc) 101 : AR0,AR1,SQ,WW,LONG,EVEX,PROT,RAOINT,APX,X86_64 */
        {I_AAND, 2, {MEMORY|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+22933, 637, 7344},
    /*   3 : AAND mem64,reg64 [mr:       evex.nf0.nd0.l0.66.m4.o64 fc /r   ] AR0-1,SQ,LONG,PROT,RAOINT,APX,X86_64 */
        /* 250(f4 fd 08) 300 324 001(fc) 101 : AR0,AR1,SQ,WW,LONG,EVEX,PROT,RAOINT,APX,X86_64 */
        {I_AAND, 2, {MEMORY|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+22943, 637, 7345},
};

static const struct itemplate instrux_AOR[4] = {
    /*   0 : AOR mem32,reg32 [mr:       o32 f2 0f38 fc /r                 ] AR0-1,SQ,LONG,PROT,RAOINT,X86_64 */
        /* 321 332 356 001(fc) 101 : AR0,AR1,SQ,NOAPX,LONG,PROT,RAOINT,X86_64 */
        {I_AOR, 2, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66345, 636, 7346},
    /*   1 : AOR mem64,reg64 [mr:       o64 f2 0f38 fc /r                 ] AR0-1,SQ,LONG,PROT,RAOINT,X86_64 */
        /* 324 332 356 001(fc) 101 : AR0,AR1,SQ,NOAPX,LONG,PROT,RAOINT,X86_64 */
        {I_AOR, 2, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66352, 636, 7347},
    /*   2 : AOR mem32,reg32 [mr:       evex.nf0.nd0.l0.f2.m4.o32 fc /r   ] AR0-1,SQ,LONG,PROT,RAOINT,APX,X86_64 */
        /* 250(f4 7f 08) 300 321 001(fc) 101 : AR0,AR1,SQ,WW,LONG,EVEX,PROT,RAOINT,APX,X86_64 */
        {I_AOR, 2, {MEMORY|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+22953, 637, 7348},
    /*   3 : AOR mem64,reg64 [mr:       evex.nf0.nd0.l0.f2.m4.o64 fc /r   ] AR0-1,SQ,LONG,PROT,RAOINT,APX,X86_64 */
        /* 250(f4 ff 08) 300 324 001(fc) 101 : AR0,AR1,SQ,WW,LONG,EVEX,PROT,RAOINT,APX,X86_64 */
        {I_AOR, 2, {MEMORY|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+22963, 637, 7349},
};

static const struct itemplate instrux_AXOR[4] = {
    /*   0 : AXOR mem32,reg32 [mr:       o32 f3 0f38 fc /r                 ] AR0-1,SQ,LONG,PROT,RAOINT,X86_64 */
        /* 321 333 356 001(fc) 101 : AR0,AR1,SQ,NOAPX,LONG,PROT,RAOINT,X86_64 */
        {I_AXOR, 2, {MEMORY|BITS32|RN_L16,REG_GPR|BITS32|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66359, 636, 7350},
    /*   1 : AXOR mem64,reg64 [mr:       o64 f3 0f38 fc /r                 ] AR0-1,SQ,LONG,PROT,RAOINT,X86_64 */
        /* 324 333 356 001(fc) 101 : AR0,AR1,SQ,NOAPX,LONG,PROT,RAOINT,X86_64 */
        {I_AXOR, 2, {MEMORY|BITS64|RN_L16,REG_GPR|BITS64|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66366, 636, 7351},
    /*   2 : AXOR mem32,reg32 [mr:       evex.nf0.nd0.l0.f3.m4.o32 fc /r   ] AR0-1,SQ,LONG,PROT,RAOINT,APX,X86_64 */
        /* 250(f4 7e 08) 300 321 001(fc) 101 : AR0,AR1,SQ,WW,LONG,EVEX,PROT,RAOINT,APX,X86_64 */
        {I_AXOR, 2, {MEMORY|BITS32,REG_GPR|BITS32,0,0,0}, NO_DECORATOR, nasm_bytecodes+22973, 637, 7352},
    /*   3 : AXOR mem64,reg64 [mr:       evex.nf0.nd0.l0.f3.m4.o64 fc /r   ] AR0-1,SQ,LONG,PROT,RAOINT,APX,X86_64 */
        /* 250(f4 fe 08) 300 324 001(fc) 101 : AR0,AR1,SQ,WW,LONG,EVEX,PROT,RAOINT,APX,X86_64 */
        {I_AXOR, 2, {MEMORY|BITS64,REG_GPR|BITS64,0,0,0}, NO_DECORATOR, nasm_bytecodes+22983, 637, 7353},
};

static const struct itemplate instrux_CLUI[1] = {
    /*   0 : CLUI void [          f3 0f 01 ee                       ] LONG,PROT,UINTR,X86_64 */
        /* 333 355 002(01 ee) : LONG,PROT,UINTR,X86_64 */
        {I_CLUI, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70161, 638, 7356},
};

static const struct itemplate instrux_SENDUIPI[1] = {
    /*   0 : SENDUIPI reg64 [m:        o64nw f3 0f c7 /6                 ] LONG,PROT,UINTR,X86_64 */
        /* 323 333 355 001(c7) 206 : NWSIZE,LONG,PROT,UINTR,X86_64 */
        {I_SENDUIPI, 1, {REG_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66373, 639, 7357},
};

static const struct itemplate instrux_STUI[1] = {
    /*   0 : STUI void [          f3 0f 01 ef                       ] LONG,PROT,UINTR,X86_64 */
        /* 333 355 002(01 ef) : LONG,PROT,UINTR,X86_64 */
        {I_STUI, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70167, 638, 7358},
};

static const struct itemplate instrux_TESTUI[1] = {
    /*   0 : TESTUI void [          f3 0f 01 ed                       ] LONG,FL,PROT,UINTR,X86_64 */
        /* 333 355 002(01 ed) : LONG,FL,PROT,UINTR,X86_64 */
        {I_TESTUI, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70173, 640, 7359},
};

static const struct itemplate instrux_UIRET[1] = {
    /*   0 : UIRET void [          f3 0f 01 ec                       ] LONG,FL,PROT,UINTR,X86_64 */
        /* 333 355 002(01 ec) : LONG,FL,PROT,UINTR,X86_64 */
        {I_UIRET, 0, {0,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70179, 640, 7360},
};

static const struct itemplate instrux_HRESET[2] = {
    /*   0 : HRESET imm,reg_eax [i-:       f3 0f3a f0 c0 ib                  ] AR0-1,SB,PRIV,HRESET,FUTURE */
        /* 333 357 002(f0 c0) 020 : AR0,AR1,SB,NOAPX,PRIV,HRESET,FUTURE */
        {I_HRESET, 2, {IMM_NORMAL,REG_EAX|RN_L16,0,0,0}, NO_DECORATOR, nasm_bytecodes+66380, 641, 7365},
    /*   1 : HRESET imm [i:        f3 0f3a f0 c0 ib                  ] ND,AR0,SB,PRIV,HRESET,FUTURE */
        /* 333 357 002(f0 c0) 020 : AR0,SB,NOAPX,PRIV,HRESET,FUTURE */
        {I_HRESET, 1, {IMM_NORMAL,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66380, 642, 7366},
};

static const struct itemplate instrux_VADDBF16[3] = {
    /*   0 : VADDBF16 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.66.map5.w0 58 /r         ] AVX10_2,FUTURE */
        /* 241(f5 7d 08) 301 001(58) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VADDBF16, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49135, 643, 7369},
    /*   1 : VADDBF16 ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.66.map5.w0 58 /r         ] AVX10_2,FUTURE */
        /* 241(f5 7d 28) 301 001(58) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VADDBF16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49144, 643, 7370},
    /*   2 : VADDBF16 zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.66.map5.w0 58 /r         ] AVX10_2,FUTURE */
        /* 241(f5 7d 48) 301 001(58) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VADDBF16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49153, 643, 7371},
};

static const struct itemplate instrux_VCMPBF16[3] = {
    /*   0 : VCMPBF16 kreg|mask,xmmreg,xmmrm128|b16,imm8 [rvmi:fv:  evex.128.f2.0f3a.w0 c2 /r ib      ] AVX10_2,FUTURE */
        /* 241(f3 7f 08) 301 001(c2) 120 023 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCMPBF16, 4, {OPMASKREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK,0,B16,0,0}, nasm_bytecodes+22993, 643, 7372},
    /*   1 : VCMPBF16 kreg|mask,ymmreg,ymmrm256|b16,imm8 [rvmi:fv:  evex.256.f2.0f3a.w0 c2 /r ib      ] AVX10_2,FUTURE */
        /* 241(f3 7f 28) 301 001(c2) 120 023 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCMPBF16, 4, {OPMASKREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK,0,B16,0,0}, nasm_bytecodes+23003, 643, 7373},
    /*   2 : VCMPBF16 kreg|mask,zmmreg,zmmrm512|b16,imm8 [rvmi:fv:  evex.512.f2.0f3a.w0 c2 /r ib      ] AVX10_2,FUTURE */
        /* 241(f3 7f 48) 301 001(c2) 120 023 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCMPBF16, 4, {OPMASKREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK,0,B16,0,0}, nasm_bytecodes+23013, 643, 7374},
};

static const struct itemplate instrux_VCOMISBF16[1] = {
    /*   0 : VCOMISBF16 xmmreg,xmmrm16 [rm:t1s:   evex.lig.66.map5.w0 2f /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 08) 306 001(2f) 110 : LIG,EVEX,PROT,AVX10_2,FUTURE */
        {I_VCOMISBF16, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, NO_DECORATOR, nasm_bytecodes+49162, 644, 7375},
};

static const struct itemplate instrux_VDIVBF16[3] = {
    /*   0 : VDIVBF16 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.66.map5.w0 5e /r         ] AVX10_2,FUTURE */
        /* 241(f5 7d 08) 301 001(5e) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VDIVBF16, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49171, 643, 7376},
    /*   1 : VDIVBF16 ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.66.map5.w0 5e /r         ] AVX10_2,FUTURE */
        /* 241(f5 7d 28) 301 001(5e) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VDIVBF16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49180, 643, 7377},
    /*   2 : VDIVBF16 zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.66.map5.w0 5e /r         ] AVX10_2,FUTURE */
        /* 241(f5 7d 48) 301 001(5e) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VDIVBF16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49189, 643, 7378},
};

static const struct itemplate instrux_VFMADD132BF16[3] = {
    /*   0 : VFMADD132BF16 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.np.map6.w0 98 /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 08) 301 001(98) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFMADD132BF16, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49198, 643, 7379},
    /*   1 : VFMADD132BF16 ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.np.map6.w0 98 /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 28) 301 001(98) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFMADD132BF16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49207, 643, 7380},
    /*   2 : VFMADD132BF16 zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.np.map6.w0 98 /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 48) 301 001(98) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFMADD132BF16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49216, 643, 7381},
};

static const struct itemplate instrux_VFMADD213BF16[3] = {
    /*   0 : VFMADD213BF16 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.np.map6.w0 a8 /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 08) 301 001(a8) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFMADD213BF16, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49225, 643, 7382},
    /*   1 : VFMADD213BF16 ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.np.map6.w0 a8 /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 28) 301 001(a8) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFMADD213BF16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49234, 643, 7383},
    /*   2 : VFMADD213BF16 zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.np.map6.w0 a8 /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 48) 301 001(a8) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFMADD213BF16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49243, 643, 7384},
};

static const struct itemplate instrux_VFMADD231BF16[3] = {
    /*   0 : VFMADD231BF16 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.np.map6.w0 b8 /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 08) 301 001(b8) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFMADD231BF16, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49252, 643, 7385},
    /*   1 : VFMADD231BF16 ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.np.map6.w0 b8 /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 28) 301 001(b8) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFMADD231BF16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49261, 643, 7386},
    /*   2 : VFMADD231BF16 zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.np.map6.w0 b8 /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 48) 301 001(b8) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFMADD231BF16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49270, 643, 7387},
};

static const struct itemplate instrux_VFMSUB132BF16[3] = {
    /*   0 : VFMSUB132BF16 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.np.map6.w0 9a /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 08) 301 001(9a) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFMSUB132BF16, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49279, 643, 7388},
    /*   1 : VFMSUB132BF16 ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.np.map6.w0 9a /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 28) 301 001(9a) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFMSUB132BF16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49288, 643, 7389},
    /*   2 : VFMSUB132BF16 zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.np.map6.w0 9a /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 48) 301 001(9a) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFMSUB132BF16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49297, 643, 7390},
};

static const struct itemplate instrux_VFMSUB213BF16[3] = {
    /*   0 : VFMSUB213BF16 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.np.map6.w0 aa /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 08) 301 001(aa) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFMSUB213BF16, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49306, 643, 7391},
    /*   1 : VFMSUB213BF16 ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.np.map6.w0 aa /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 28) 301 001(aa) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFMSUB213BF16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49315, 643, 7392},
    /*   2 : VFMSUB213BF16 zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.np.map6.w0 aa /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 48) 301 001(aa) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFMSUB213BF16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49324, 643, 7393},
};

static const struct itemplate instrux_VFMSUB231BF16[3] = {
    /*   0 : VFMSUB231BF16 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.np.map6.w0 ba /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 08) 301 001(ba) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFMSUB231BF16, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49333, 643, 7394},
    /*   1 : VFMSUB231BF16 ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.np.map6.w0 ba /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 28) 301 001(ba) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFMSUB231BF16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49342, 643, 7395},
    /*   2 : VFMSUB231BF16 zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.np.map6.w0 ba /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 48) 301 001(ba) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFMSUB231BF16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49351, 643, 7396},
};

static const struct itemplate instrux_VFNMADD132BF16[3] = {
    /*   0 : VFNMADD132BF16 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.np.map6.w0 9c /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 08) 301 001(9c) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFNMADD132BF16, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49360, 643, 7397},
    /*   1 : VFNMADD132BF16 ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.np.map6.w0 9c /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 28) 301 001(9c) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFNMADD132BF16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49369, 643, 7398},
    /*   2 : VFNMADD132BF16 zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.np.map6.w0 9c /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 48) 301 001(9c) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFNMADD132BF16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49378, 643, 7399},
};

static const struct itemplate instrux_VFNMADD213BF16[3] = {
    /*   0 : VFNMADD213BF16 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.np.map6.w0 ac /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 08) 301 001(ac) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFNMADD213BF16, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49387, 643, 7400},
    /*   1 : VFNMADD213BF16 ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.np.map6.w0 ac /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 28) 301 001(ac) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFNMADD213BF16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49396, 643, 7401},
    /*   2 : VFNMADD213BF16 zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.np.map6.w0 ac /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 48) 301 001(ac) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFNMADD213BF16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49405, 643, 7402},
};

static const struct itemplate instrux_VFNMADD231BF16[3] = {
    /*   0 : VFNMADD231BF16 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.np.map6.w0 bc /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 08) 301 001(bc) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFNMADD231BF16, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49414, 643, 7403},
    /*   1 : VFNMADD231BF16 ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.np.map6.w0 bc /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 28) 301 001(bc) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFNMADD231BF16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49423, 643, 7404},
    /*   2 : VFNMADD231BF16 zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.np.map6.w0 bc /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 48) 301 001(bc) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFNMADD231BF16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49432, 643, 7405},
};

static const struct itemplate instrux_VFNMSUB132BF16[3] = {
    /*   0 : VFNMSUB132BF16 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.np.map6.w0 9e /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 08) 301 001(9e) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFNMSUB132BF16, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49441, 643, 7406},
    /*   1 : VFNMSUB132BF16 ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.np.map6.w0 9e /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 28) 301 001(9e) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFNMSUB132BF16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49450, 643, 7407},
    /*   2 : VFNMSUB132BF16 zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.np.map6.w0 9e /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 48) 301 001(9e) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFNMSUB132BF16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49459, 643, 7408},
};

static const struct itemplate instrux_VFNMSUB213BF16[3] = {
    /*   0 : VFNMSUB213BF16 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.np.map6.w0 ae /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 08) 301 001(ae) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFNMSUB213BF16, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49468, 643, 7409},
    /*   1 : VFNMSUB213BF16 ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.np.map6.w0 ae /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 28) 301 001(ae) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFNMSUB213BF16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49477, 643, 7410},
    /*   2 : VFNMSUB213BF16 zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.np.map6.w0 ae /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 48) 301 001(ae) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFNMSUB213BF16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49486, 643, 7411},
};

static const struct itemplate instrux_VFNMSUB231BF16[3] = {
    /*   0 : VFNMSUB231BF16 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.np.map6.w0 be /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 08) 301 001(be) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFNMSUB231BF16, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49495, 643, 7412},
    /*   1 : VFNMSUB231BF16 ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.np.map6.w0 be /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 28) 301 001(be) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFNMSUB231BF16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49504, 643, 7413},
    /*   2 : VFNMSUB231BF16 zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.np.map6.w0 be /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 48) 301 001(be) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFNMSUB231BF16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49513, 643, 7414},
};

static const struct itemplate instrux_VFPCLASSBF16[3] = {
    /*   0 : VFPCLASSBF16 kreg|mask,xmmrm128|b16,imm8 [rmi:fv:   evex.128.f2.0f3a.w0 66 /r ib      ] AVX10_2,FUTURE */
        /* 250(f3 7f 08) 301 001(66) 110 022 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFPCLASSBF16, 3, {OPMASKREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK,B16,0,0,0}, nasm_bytecodes+23023, 643, 7415},
    /*   1 : VFPCLASSBF16 kreg|mask,ymmrm256|b16,imm8 [rmi:fv:   evex.256.f2.0f3a.w0 66 /r ib      ] AVX10_2,FUTURE */
        /* 250(f3 7f 28) 301 001(66) 110 022 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFPCLASSBF16, 3, {OPMASKREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK,B16,0,0,0}, nasm_bytecodes+23033, 643, 7416},
    /*   2 : VFPCLASSBF16 kreg|mask,zmmrm512|b16,imm8 [rmi:fv:   evex.512.f2.0f3a.w0 66 /r ib      ] AVX10_2,FUTURE */
        /* 250(f3 7f 48) 301 001(66) 110 022 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VFPCLASSBF16, 3, {OPMASKREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK,B16,0,0,0}, nasm_bytecodes+23043, 643, 7417},
};

static const struct itemplate instrux_VGETEXPBF16[3] = {
    /*   0 : VGETEXPBF16 xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.np.map6.w0 42 /r         ] AVX10_2,FUTURE */
        /* 250(f6 7c 08) 301 001(42) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VGETEXPBF16, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49522, 643, 7418},
    /*   1 : VGETEXPBF16 ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.np.map6.w0 42 /r         ] AVX10_2,FUTURE */
        /* 250(f6 7c 28) 301 001(42) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VGETEXPBF16, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49531, 643, 7419},
    /*   2 : VGETEXPBF16 zmmreg|mask|z,zmmrm512|b16 [rm:fv:    evex.512.np.map6.w0 42 /r         ] AVX10_2,FUTURE */
        /* 250(f6 7c 48) 301 001(42) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VGETEXPBF16, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49540, 643, 7420},
};

static const struct itemplate instrux_VGETMANTBF16[3] = {
    /*   0 : VGETMANTBF16 xmmreg|mask|z,xmmrm128|b16,imm8 [rmi:fv:   evex.128.f2.0f3a.w0 26 /r ib      ] AVX10_2,FUTURE */
        /* 250(f3 7f 08) 301 001(26) 110 022 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VGETMANTBF16, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+23053, 643, 7421},
    /*   1 : VGETMANTBF16 ymmreg|mask|z,ymmrm256|b16,imm8 [rmi:fv:   evex.256.f2.0f3a.w0 26 /r ib      ] AVX10_2,FUTURE */
        /* 250(f3 7f 28) 301 001(26) 110 022 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VGETMANTBF16, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+23063, 643, 7422},
    /*   2 : VGETMANTBF16 zmmreg|mask|z,zmmrm512|b16,imm8 [rmi:fv:   evex.512.f2.0f3a.w0 26 /r ib      ] AVX10_2,FUTURE */
        /* 250(f3 7f 48) 301 001(26) 110 022 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VGETMANTBF16, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+23073, 643, 7423},
};

static const struct itemplate instrux_VMAXBF16[3] = {
    /*   0 : VMAXBF16 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.66.map5.w0 5f /r         ] AVX10_2,FUTURE */
        /* 241(f5 7d 08) 301 001(5f) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMAXBF16, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49549, 643, 7424},
    /*   1 : VMAXBF16 ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.66.map5.w0 5f /r         ] AVX10_2,FUTURE */
        /* 241(f5 7d 28) 301 001(5f) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMAXBF16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49558, 643, 7425},
    /*   2 : VMAXBF16 zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.66.map5.w0 5f /r         ] AVX10_2,FUTURE */
        /* 241(f5 7d 48) 301 001(5f) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMAXBF16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49567, 643, 7426},
};

static const struct itemplate instrux_VMINBF16[3] = {
    /*   0 : VMINBF16 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.66.map5.w0 5d /r         ] AVX10_2,FUTURE */
        /* 241(f5 7d 08) 301 001(5d) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMINBF16, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49576, 643, 7427},
    /*   1 : VMINBF16 ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.66.map5.w0 5d /r         ] AVX10_2,FUTURE */
        /* 241(f5 7d 28) 301 001(5d) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMINBF16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49585, 643, 7428},
    /*   2 : VMINBF16 zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.66.map5.w0 5d /r         ] AVX10_2,FUTURE */
        /* 241(f5 7d 48) 301 001(5d) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMINBF16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49594, 643, 7429},
};

static const struct itemplate instrux_VMULBF16[3] = {
    /*   0 : VMULBF16 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.66.map5.w0 59 /r         ] AVX10_2,FUTURE */
        /* 241(f5 7d 08) 301 001(59) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMULBF16, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49603, 643, 7430},
    /*   1 : VMULBF16 ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.66.map5.w0 59 /r         ] AVX10_2,FUTURE */
        /* 241(f5 7d 28) 301 001(59) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMULBF16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49612, 643, 7431},
    /*   2 : VMULBF16 zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.66.map5.w0 59 /r         ] AVX10_2,FUTURE */
        /* 241(f5 7d 48) 301 001(59) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMULBF16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49621, 643, 7432},
};

static const struct itemplate instrux_VRCPBF16[3] = {
    /*   0 : VRCPBF16 xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.np.map6.w0 4c /r         ] AVX10_2,FUTURE */
        /* 250(f6 7c 08) 301 001(4c) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VRCPBF16, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49630, 643, 7433},
    /*   1 : VRCPBF16 ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.np.map6.w0 4c /r         ] AVX10_2,FUTURE */
        /* 250(f6 7c 28) 301 001(4c) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VRCPBF16, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49639, 643, 7434},
    /*   2 : VRCPBF16 zmmreg|mask|z,zmmrm512|b16 [rm:fv:    evex.512.np.map6.w0 4c /r         ] AVX10_2,FUTURE */
        /* 250(f6 7c 48) 301 001(4c) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VRCPBF16, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49648, 643, 7435},
};

static const struct itemplate instrux_VREDUCEBF16[3] = {
    /*   0 : VREDUCEBF16 xmmreg|mask|z,xmmrm128|b16,imm8 [rmi:fv:   evex.128.f2.0f3a.w0 56 /r ib      ] AVX10_2,FUTURE */
        /* 250(f3 7f 08) 301 001(56) 110 022 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VREDUCEBF16, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+23083, 643, 7436},
    /*   1 : VREDUCEBF16 ymmreg|mask|z,ymmrm256|b16,imm8 [rmi:fv:   evex.256.f2.0f3a.w0 56 /r ib      ] AVX10_2,FUTURE */
        /* 250(f3 7f 28) 301 001(56) 110 022 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VREDUCEBF16, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+23093, 643, 7437},
    /*   2 : VREDUCEBF16 zmmreg|mask|z,zmmrm512|b16,imm8 [rmi:fv:   evex.512.f2.0f3a.w0 56 /r ib      ] AVX10_2,FUTURE */
        /* 250(f3 7f 48) 301 001(56) 110 022 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VREDUCEBF16, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+23103, 643, 7438},
};

static const struct itemplate instrux_VRNDSCALEBF16[3] = {
    /*   0 : VRNDSCALEBF16 xmmreg|mask|z,xmmrm128|b16,imm8 [rmi:fv:   evex.128.f2.0f3a.w0 08 /r ib      ] AVX10_2,FUTURE */
        /* 250(f3 7f 08) 301 001(08) 110 022 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VRNDSCALEBF16, 3, {XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+23113, 643, 7439},
    /*   1 : VRNDSCALEBF16 ymmreg|mask|z,ymmrm256|b16,imm8 [rmi:fv:   evex.256.f2.0f3a.w0 08 /r ib      ] AVX10_2,FUTURE */
        /* 250(f3 7f 28) 301 001(08) 110 022 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VRNDSCALEBF16, 3, {YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+23123, 643, 7440},
    /*   2 : VRNDSCALEBF16 zmmreg|mask|z,zmmrm512|b16,imm8 [rmi:fv:   evex.512.f2.0f3a.w0 08 /r ib      ] AVX10_2,FUTURE */
        /* 250(f3 7f 48) 301 001(08) 110 022 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VRNDSCALEBF16, 3, {ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+23133, 643, 7441},
};

static const struct itemplate instrux_VRSQRTBF16[3] = {
    /*   0 : VRSQRTBF16 xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.np.map6.w0 4e /r         ] AVX10_2,FUTURE */
        /* 250(f6 7c 08) 301 001(4e) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VRSQRTBF16, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49657, 643, 7442},
    /*   1 : VRSQRTBF16 ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.np.map6.w0 4e /r         ] AVX10_2,FUTURE */
        /* 250(f6 7c 28) 301 001(4e) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VRSQRTBF16, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49666, 643, 7443},
    /*   2 : VRSQRTBF16 zmmreg|mask|z,zmmrm512|b16 [rm:fv:    evex.512.np.map6.w0 4e /r         ] AVX10_2,FUTURE */
        /* 250(f6 7c 48) 301 001(4e) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VRSQRTBF16, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49675, 643, 7444},
};

static const struct itemplate instrux_VSCALEFBF16[3] = {
    /*   0 : VSCALEFBF16 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.np.map6.w0 2c /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 08) 301 001(2c) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VSCALEFBF16, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49684, 643, 7445},
    /*   1 : VSCALEFBF16 ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.np.map6.w0 2c /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 28) 301 001(2c) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VSCALEFBF16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49693, 643, 7446},
    /*   2 : VSCALEFBF16 zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.np.map6.w0 2c /r         ] AVX10_2,FUTURE */
        /* 241(f6 7c 48) 301 001(2c) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VSCALEFBF16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49702, 643, 7447},
};

static const struct itemplate instrux_VSQRTBF16[3] = {
    /*   0 : VSQRTBF16 xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.66.map5.w0 51 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 08) 301 001(51) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VSQRTBF16, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49711, 643, 7448},
    /*   1 : VSQRTBF16 ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.66.map5.w0 51 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 28) 301 001(51) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VSQRTBF16, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49720, 643, 7449},
    /*   2 : VSQRTBF16 zmmreg|mask|z,zmmrm512|b16 [rm:fv:    evex.512.66.map5.w0 51 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 48) 301 001(51) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VSQRTBF16, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49729, 643, 7450},
};

static const struct itemplate instrux_VSUBBF16[3] = {
    /*   0 : VSUBBF16 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.66.map5.w0 5c /r         ] AVX10_2,FUTURE */
        /* 241(f5 7d 08) 301 001(5c) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VSUBBF16, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49738, 643, 7451},
    /*   1 : VSUBBF16 ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.66.map5.w0 5c /r         ] AVX10_2,FUTURE */
        /* 241(f5 7d 28) 301 001(5c) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VSUBBF16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49747, 643, 7452},
    /*   2 : VSUBBF16 zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.66.map5.w0 5c /r         ] AVX10_2,FUTURE */
        /* 241(f5 7d 48) 301 001(5c) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VSUBBF16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49756, 643, 7453},
};

static const struct itemplate instrux_VCOMXSD[1] = {
    /*   0 : VCOMXSD xmmreg,xmmrm64|sae [rm:t1s:   evex.lig.f2.0f.w1 2f /r           ] AVX10_2,FUTURE */
        /* 250(f1 ff 08) 306 001(2f) 110 : LIG,EVEX,PROT,AVX10_2,FUTURE */
        {I_VCOMXSD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+49765, 644, 7456},
};

static const struct itemplate instrux_VCOMXSH[1] = {
    /*   0 : VCOMXSH xmmreg,xmmrm16|sae [rm:t1s:   evex.lig.f3.map5.w0 2f /r         ] AVX10_2,FUTURE */
        /* 250(f5 7e 08) 306 001(2f) 110 : LIG,EVEX,PROT,AVX10_2,FUTURE */
        {I_VCOMXSH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+49774, 644, 7457},
};

static const struct itemplate instrux_VCOMXSS[1] = {
    /*   0 : VCOMXSS xmmreg,xmmrm32|sae [rm:t1s:   evex.lig.f3.0f.w0 2f /r           ] AVX10_2,FUTURE */
        /* 250(f1 7e 08) 306 001(2f) 110 : LIG,EVEX,PROT,AVX10_2,FUTURE */
        {I_VCOMXSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+49783, 644, 7458},
};

static const struct itemplate instrux_VUCOMXSD[1] = {
    /*   0 : VUCOMXSD xmmreg,xmmrm64|sae [rm:t1s:   evex.lig.f2.0f.w1 2e /r           ] AVX10_2,FUTURE */
        /* 250(f1 ff 08) 306 001(2e) 110 : LIG,EVEX,PROT,AVX10_2,FUTURE */
        {I_VUCOMXSD, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+49792, 644, 7459},
};

static const struct itemplate instrux_VUCOMXSH[1] = {
    /*   0 : VUCOMXSH xmmreg,xmmrm16|sae [rm:t1s:   evex.lig.f3.map5.w0 2e /r         ] AVX10_2,FUTURE */
        /* 250(f5 7e 08) 306 001(2e) 110 : LIG,EVEX,PROT,AVX10_2,FUTURE */
        {I_VUCOMXSH, 2, {XMMREG,RM_XMM|BITS16,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+49801, 644, 7460},
};

static const struct itemplate instrux_VUCOMXSS[1] = {
    /*   0 : VUCOMXSS xmmreg,xmmrm32|sae [rm:t1s:   evex.lig.f3.0f.w0 2e /r           ] AVX10_2,FUTURE */
        /* 250(f1 7e 08) 306 001(2e) 110 : LIG,EVEX,PROT,AVX10_2,FUTURE */
        {I_VUCOMXSS, 2, {XMMREG,RM_XMM|BITS32,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+49810, 644, 7461},
};

static const struct itemplate instrux_VCVT2PH2BF8[3] = {
    /*   0 : VCVT2PH2BF8 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.f2.0f38.w0 74 /r         ] AVX10_2,FUTURE */
        /* 241(f2 7f 08) 301 001(74) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVT2PH2BF8, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49819, 643, 7464},
    /*   1 : VCVT2PH2BF8 ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.f2.0f38.w0 74 /r         ] AVX10_2,FUTURE */
        /* 241(f2 7f 28) 301 001(74) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVT2PH2BF8, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49828, 643, 7465},
    /*   2 : VCVT2PH2BF8 zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.f2.0f38.w0 74 /r         ] AVX10_2,FUTURE */
        /* 241(f2 7f 48) 301 001(74) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVT2PH2BF8, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49837, 643, 7466},
};

static const struct itemplate instrux_VCVT2PH2BF8S[3] = {
    /*   0 : VCVT2PH2BF8S xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.f2.map5.w0 74 /r         ] AVX10_2,FUTURE */
        /* 241(f5 7f 08) 301 001(74) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVT2PH2BF8S, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49846, 643, 7467},
    /*   1 : VCVT2PH2BF8S ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.f2.map5.w0 74 /r         ] AVX10_2,FUTURE */
        /* 241(f5 7f 28) 301 001(74) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVT2PH2BF8S, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49855, 643, 7468},
    /*   2 : VCVT2PH2BF8S zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.f2.map5.w0 74 /r         ] AVX10_2,FUTURE */
        /* 241(f5 7f 48) 301 001(74) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVT2PH2BF8S, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49864, 643, 7469},
};

static const struct itemplate instrux_VCVT2PH2HF8[3] = {
    /*   0 : VCVT2PH2HF8 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.f2.map5.w0 18 /r         ] AVX10_2,FUTURE */
        /* 241(f5 7f 08) 301 001(18) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVT2PH2HF8, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49873, 643, 7470},
    /*   1 : VCVT2PH2HF8 ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.f2.map5.w0 18 /r         ] AVX10_2,FUTURE */
        /* 241(f5 7f 28) 301 001(18) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVT2PH2HF8, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49882, 643, 7471},
    /*   2 : VCVT2PH2HF8 zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.f2.map5.w0 18 /r         ] AVX10_2,FUTURE */
        /* 241(f5 7f 48) 301 001(18) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVT2PH2HF8, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49891, 643, 7472},
};

static const struct itemplate instrux_VCVT2PH2HF8S[3] = {
    /*   0 : VCVT2PH2HF8S xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.f2.map5.w0 1b /r         ] AVX10_2,FUTURE */
        /* 241(f5 7f 08) 301 001(1b) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVT2PH2HF8S, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49900, 643, 7473},
    /*   1 : VCVT2PH2HF8S ymmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.f2.map5.w0 1b /r         ] AVX10_2,FUTURE */
        /* 241(f5 7f 28) 301 001(1b) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVT2PH2HF8S, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49909, 643, 7474},
    /*   2 : VCVT2PH2HF8S zmmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.f2.map5.w0 1b /r         ] AVX10_2,FUTURE */
        /* 241(f5 7f 48) 301 001(1b) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVT2PH2HF8S, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+49918, 643, 7475},
};

static const struct itemplate instrux_VCVTPH2BF8[3] = {
    /*   0 : VCVTPH2BF8 xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.f3.0f38.w0 74 /r         ] AVX10_2,FUTURE */
        /* 250(f2 7e 08) 301 001(74) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPH2BF8, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49927, 643, 7476},
    /*   1 : VCVTPH2BF8 xmmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.f3.0f38.w0 74 /r         ] AVX10_2,FUTURE */
        /* 250(f2 7e 28) 301 001(74) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPH2BF8, 2, {XMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49936, 643, 7477},
    /*   2 : VCVTPH2BF8 ymmreg|mask|z,zmmrm512|b16 [rm:fv:    evex.512.f3.0f38.w0 74 /r         ] AVX10_2,FUTURE */
        /* 250(f2 7e 48) 301 001(74) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPH2BF8, 2, {YMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49945, 643, 7478},
};

static const struct itemplate instrux_VCVTPH2BF8S[3] = {
    /*   0 : VCVTPH2BF8S xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.f3.map5.w0 74 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7e 08) 301 001(74) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPH2BF8S, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49954, 643, 7479},
    /*   1 : VCVTPH2BF8S xmmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.f3.map5.w0 74 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7e 28) 301 001(74) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPH2BF8S, 2, {XMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49963, 643, 7480},
    /*   2 : VCVTPH2BF8S ymmreg|mask|z,zmmrm512|b16 [rm:fv:    evex.512.f3.map5.w0 74 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7e 48) 301 001(74) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPH2BF8S, 2, {YMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49972, 643, 7481},
};

static const struct itemplate instrux_VCVTPH2HF8[3] = {
    /*   0 : VCVTPH2HF8 xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.f3.map5.w0 18 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7e 08) 301 001(18) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPH2HF8, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49981, 643, 7482},
    /*   1 : VCVTPH2HF8 xmmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.f3.map5.w0 18 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7e 28) 301 001(18) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPH2HF8, 2, {XMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49990, 643, 7483},
    /*   2 : VCVTPH2HF8 ymmreg|mask|z,zmmrm512|b16 [rm:fv:    evex.512.f3.map5.w0 18 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7e 48) 301 001(18) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPH2HF8, 2, {YMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+49999, 643, 7484},
};

static const struct itemplate instrux_VCVTPH2HF8S[3] = {
    /*   0 : VCVTPH2HF8S xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.f3.map5.w0 1b /r         ] AVX10_2,FUTURE */
        /* 250(f5 7e 08) 301 001(1b) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPH2HF8S, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50008, 643, 7485},
    /*   1 : VCVTPH2HF8S xmmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.f3.map5.w0 1b /r         ] AVX10_2,FUTURE */
        /* 250(f5 7e 28) 301 001(1b) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPH2HF8S, 2, {XMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50017, 643, 7486},
    /*   2 : VCVTPH2HF8S ymmreg|mask|z,zmmrm512|b16 [rm:fv:    evex.512.f3.map5.w0 1b /r         ] AVX10_2,FUTURE */
        /* 250(f5 7e 48) 301 001(1b) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPH2HF8S, 2, {YMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50026, 643, 7487},
};

static const struct itemplate instrux_VCVT2PS2PHX[3] = {
    /*   0 : VCVT2PS2PHX xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.128.66.0f38.w0 67 /r         ] AVX10_2,FUTURE */
        /* 241(f2 7d 08) 301 001(67) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVT2PS2PHX, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50035, 643, 7488},
    /*   1 : VCVT2PS2PHX ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.256.66.0f38.w0 67 /r         ] AVX10_2,FUTURE */
        /* 241(f2 7d 28) 301 001(67) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVT2PS2PHX, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50044, 643, 7489},
    /*   2 : VCVT2PS2PHX zmmreg|mask|z,zmmreg,zmmrm512|b32 [rvm:fv:   evex.512.66.0f38.w0 67 /r         ] AVX10_2,FUTURE */
        /* 241(f2 7d 48) 301 001(67) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVT2PS2PHX, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50053, 643, 7490},
};

static const struct itemplate instrux_VCVTBIASPH2BF8[3] = {
    /*   0 : VCVTBIASPH2BF8 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.np.0f38.w0 74 /r         ] AVX10_2,FUTURE */
        /* 241(f2 7c 08) 301 001(74) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTBIASPH2BF8, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+50062, 643, 7491},
    /*   1 : VCVTBIASPH2BF8 xmmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.np.0f38.w0 74 /r         ] AVX10_2,FUTURE */
        /* 241(f2 7c 28) 301 001(74) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTBIASPH2BF8, 3, {XMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+50071, 643, 7492},
    /*   2 : VCVTBIASPH2BF8 ymmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.np.0f38.w0 74 /r         ] AVX10_2,FUTURE */
        /* 241(f2 7c 48) 301 001(74) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTBIASPH2BF8, 3, {YMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+50080, 643, 7493},
};

static const struct itemplate instrux_VCVTBIASPH2BF8S[3] = {
    /*   0 : VCVTBIASPH2BF8S xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.np.map5.w0 74 /r         ] AVX10_2,FUTURE */
        /* 241(f5 7c 08) 301 001(74) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTBIASPH2BF8S, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+50089, 643, 7494},
    /*   1 : VCVTBIASPH2BF8S xmmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.np.map5.w0 74 /r         ] AVX10_2,FUTURE */
        /* 241(f5 7c 28) 301 001(74) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTBIASPH2BF8S, 3, {XMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+50098, 643, 7495},
    /*   2 : VCVTBIASPH2BF8S ymmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.np.map5.w0 74 /r         ] AVX10_2,FUTURE */
        /* 241(f5 7c 48) 301 001(74) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTBIASPH2BF8S, 3, {YMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+50107, 643, 7496},
};

static const struct itemplate instrux_VCVTBIASPH2HF8[3] = {
    /*   0 : VCVTBIASPH2HF8 xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.np.map5.w0 18 /r         ] AVX10_2,FUTURE */
        /* 241(f5 7c 08) 301 001(18) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTBIASPH2HF8, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+50116, 643, 7497},
    /*   1 : VCVTBIASPH2HF8 xmmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.np.map5.w0 18 /r         ] AVX10_2,FUTURE */
        /* 241(f5 7c 28) 301 001(18) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTBIASPH2HF8, 3, {XMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+50125, 643, 7498},
    /*   2 : VCVTBIASPH2HF8 ymmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.np.map5.w0 18 /r         ] AVX10_2,FUTURE */
        /* 241(f5 7c 48) 301 001(18) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTBIASPH2HF8, 3, {YMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+50134, 643, 7499},
};

static const struct itemplate instrux_VCVTBIASPH2HF8S[3] = {
    /*   0 : VCVTBIASPH2HF8S xmmreg|mask|z,xmmreg,xmmrm128|b16 [rvm:fv:   evex.128.np.map5.w0 1b /r         ] AVX10_2,FUTURE */
        /* 241(f5 7c 08) 301 001(1b) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTBIASPH2HF8S, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+50143, 643, 7500},
    /*   1 : VCVTBIASPH2HF8S xmmreg|mask|z,ymmreg,ymmrm256|b16 [rvm:fv:   evex.256.np.map5.w0 1b /r         ] AVX10_2,FUTURE */
        /* 241(f5 7c 28) 301 001(1b) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTBIASPH2HF8S, 3, {XMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+50152, 643, 7501},
    /*   2 : VCVTBIASPH2HF8S ymmreg|mask|z,zmmreg,zmmrm512|b16 [rvm:fv:   evex.512.np.map5.w0 1b /r         ] AVX10_2,FUTURE */
        /* 241(f5 7c 48) 301 001(1b) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTBIASPH2HF8S, 3, {YMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+50161, 643, 7502},
};

static const struct itemplate instrux_VCVTHF82PH[3] = {
    /*   0 : VCVTHF82PH xmmreg|mask|z,xmmrm64 [rm:hv:    evex.128.f2.map5.w0 1e /r         ] AVX10_2,FUTURE */
        /* 250(f5 7f 08) 302 001(1e) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTHF82PH, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+50170, 643, 7503},
    /*   1 : VCVTHF82PH ymmreg|mask|z,xmmrm128 [rm:hv:    evex.256.f2.map5.w0 1e /r         ] AVX10_2,FUTURE */
        /* 250(f5 7f 28) 302 001(1e) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTHF82PH, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+50179, 643, 7504},
    /*   2 : VCVTHF82PH zmmreg|mask|z,ymmrm256 [rm:hv:    evex.512.f2.map5.w0 1e /r         ] AVX10_2,FUTURE */
        /* 250(f5 7f 48) 302 001(1e) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTHF82PH, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+50188, 643, 7505},
};

static const struct itemplate instrux_VDPPHPS[3] = {
    /*   0 : VDPPHPS xmmreg|mask|z,xmmreg,xmmrm128|b32 [rvm:fv:   evex.128.np.0f38.w0 52 /r         ] AVX10_2,FUTURE */
        /* 241(f2 7c 08) 301 001(52) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VDPPHPS, 3, {XMMREG,XMMREG,RM_XMM|BITS128,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50197, 643, 7508},
    /*   1 : VDPPHPS ymmreg|mask|z,ymmreg,ymmrm256|b32 [rvm:fv:   evex.256.np.0f38.w0 52 /r         ] AVX10_2,FUTURE */
        /* 241(f2 7c 28) 301 001(52) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VDPPHPS, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50206, 643, 7509},
    /*   2 : VDPPHPS zmmreg|mask|z,zmmreg,zmmrm512|b32 [rvm:fv:   evex.512.np.0f38.w0 52 /r         ] AVX10_2,FUTURE */
        /* 241(f2 7c 48) 301 001(52) 120 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VDPPHPS, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+50215, 643, 7510},
};

static const struct itemplate instrux_VMINMAXBF16[3] = {
    /*   0 : VMINMAXBF16 xmmreg|mask|z,xmmreg,xmmrm128|b16,imm8 [rvmi:fv:  evex.128.f2.0f3a.w0 52 /r ib      ] AVX10_2,FUTURE */
        /* 241(f3 7f 08) 301 001(52) 120 023 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMINMAXBF16, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+23173, 643, 7552},
    /*   1 : VMINMAXBF16 ymmreg|mask|z,ymmreg,ymmrm256|b16,imm8 [rvmi:fv:  evex.256.f2.0f3a.w0 52 /r ib      ] AVX10_2,FUTURE */
        /* 241(f3 7f 28) 301 001(52) 120 023 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMINMAXBF16, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+23183, 643, 7553},
    /*   2 : VMINMAXBF16 zmmreg|mask|z,zmmreg,zmmrm512|b16,imm8 [rvmi:fv:  evex.512.f2.0f3a.w0 52 /r ib      ] AVX10_2,FUTURE */
        /* 241(f3 7f 48) 301 001(52) 120 023 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMINMAXBF16, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+23193, 643, 7554},
};

static const struct itemplate instrux_VMINMAXPD[3] = {
    /*   0 : VMINMAXPD xmmreg|mask|z,xmmreg,xmmrm128|b64,imm8 [rvmi:fv:  evex.128.66.0f3a.w1 52 /r ib      ] AVX10_2,FUTURE */
        /* 241(f3 fd 08) 301 001(52) 120 023 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMINMAXPD, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+23203, 643, 7555},
    /*   1 : VMINMAXPD ymmreg|mask|z,ymmreg,ymmrm256|b64,imm8 [rvmi:fv:  evex.256.66.0f3a.w1 52 /r ib      ] AVX10_2,FUTURE */
        /* 241(f3 fd 28) 301 001(52) 120 023 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMINMAXPD, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64,0,0}, nasm_bytecodes+23213, 643, 7556},
    /*   2 : VMINMAXPD zmmreg|mask|z,zmmreg,zmmrm512|b64|sae,imm8 [rvmi:fv:  evex.512.66.0f3a.w1 52 /r ib      ] AVX10_2,FUTURE */
        /* 241(f3 fd 48) 301 001(52) 120 023 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMINMAXPD, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B64|SAE,0,0}, nasm_bytecodes+23223, 643, 7557},
};

static const struct itemplate instrux_VMINMAXPH[3] = {
    /*   0 : VMINMAXPH xmmreg|mask|z,xmmreg,xmmrm128|b16,imm8 [rvmi:fv:  evex.128.np.0f3a.w0 52 /r ib      ] AVX10_2,FUTURE */
        /* 241(f3 7c 08) 301 001(52) 120 023 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMINMAXPH, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+23233, 643, 7558},
    /*   1 : VMINMAXPH ymmreg|mask|z,ymmreg,ymmrm256|b16,imm8 [rvmi:fv:  evex.256.np.0f3a.w0 52 /r ib      ] AVX10_2,FUTURE */
        /* 241(f3 7c 28) 301 001(52) 120 023 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMINMAXPH, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B16,0,0}, nasm_bytecodes+23243, 643, 7559},
    /*   2 : VMINMAXPH zmmreg|mask|z,zmmreg,zmmrm512|b16|sae,imm8 [rvmi:fv:  evex.512.np.0f3a.w0 52 /r ib      ] AVX10_2,FUTURE */
        /* 241(f3 7c 48) 301 001(52) 120 023 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMINMAXPH, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B16|SAE,0,0}, nasm_bytecodes+23253, 643, 7560},
};

static const struct itemplate instrux_VMINMAXPS[3] = {
    /*   0 : VMINMAXPS xmmreg|mask|z,xmmreg,xmmrm128|b32,imm8 [rvmi:fv:  evex.128.66.0f3a.w0 52 /r ib      ] AVX10_2,FUTURE */
        /* 241(f3 7d 08) 301 001(52) 120 023 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMINMAXPS, 4, {XMMREG,XMMREG,RM_XMM|BITS128,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+23263, 643, 7561},
    /*   1 : VMINMAXPS ymmreg|mask|z,ymmreg,ymmrm256|b32,imm8 [rvmi:fv:  evex.256.66.0f3a.w0 52 /r ib      ] AVX10_2,FUTURE */
        /* 241(f3 7d 28) 301 001(52) 120 023 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMINMAXPS, 4, {YMMREG,YMMREG,RM_YMM|BITS256,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32,0,0}, nasm_bytecodes+23273, 643, 7562},
    /*   2 : VMINMAXPS zmmreg|mask|z,zmmreg,zmmrm512|b32|sae,imm8 [rvmi:fv:  evex.512.66.0f3a.w0 52 /r ib      ] AVX10_2,FUTURE */
        /* 241(f3 7d 48) 301 001(52) 120 023 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VMINMAXPS, 4, {ZMMREG,ZMMREG,RM_ZMM|BITS512,IMM_NORMAL|BITS8,0}, {MASK|Z,0,B32|SAE,0,0}, nasm_bytecodes+23283, 643, 7563},
};

static const struct itemplate instrux_VMINMAXSD[1] = {
    /*   0 : VMINMAXSD xmmreg|mask|z,xmmreg,xmmrm64|sae,imm8 [rvmi:t1s: evex.lig.66.0f3a.w1 53 /r ib      ] AVX10_2,FUTURE */
        /* 241(f3 fd 08) 306 001(53) 120 023 : LIG,EVEX,PROT,AVX10_2,FUTURE */
        {I_VMINMAXSD, 4, {XMMREG,XMMREG,RM_XMM|BITS64,IMM_NORMAL|BITS8,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+23293, 644, 7564},
};

static const struct itemplate instrux_VMINMAXSH[1] = {
    /*   0 : VMINMAXSH xmmreg|mask|z,xmmreg,xmmrm16|sae,imm8 [rvmi:t1s: evex.lig.np.0f3a.w0 53 /r ib      ] AVX10_2,FUTURE */
        /* 241(f3 7c 08) 306 001(53) 120 023 : LIG,EVEX,PROT,AVX10_2,FUTURE */
        {I_VMINMAXSH, 4, {XMMREG,XMMREG,RM_XMM|BITS16,IMM_NORMAL|BITS8,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+23303, 644, 7565},
};

static const struct itemplate instrux_VMINMAXSS[1] = {
    /*   0 : VMINMAXSS xmmreg|mask|z,xmmreg,xmmrm32|sae,imm8 [rvmi:t1s: evex.lig.66.0f3a.w0 53 /r ib      ] AVX10_2,FUTURE */
        /* 241(f3 7d 08) 306 001(53) 120 023 : LIG,EVEX,PROT,AVX10_2,FUTURE */
        {I_VMINMAXSS, 4, {XMMREG,XMMREG,RM_XMM|BITS32,IMM_NORMAL|BITS8,0}, {MASK|Z,0,SAE,0,0}, nasm_bytecodes+23313, 644, 7566},
};

static const struct itemplate instrux_VCVTBF162IBS[3] = {
    /*   0 : VCVTBF162IBS xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.f2.map5.w0 69 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7f 08) 301 001(69) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTBF162IBS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50548, 643, 7569},
    /*   1 : VCVTBF162IBS ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.f2.map5.w0 69 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7f 28) 301 001(69) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTBF162IBS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50557, 643, 7570},
    /*   2 : VCVTBF162IBS zmmreg|mask|z,zmmrm512|b16 [rm:fv:    evex.512.f2.map5.w0 69 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7f 48) 301 001(69) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTBF162IBS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50566, 643, 7571},
};

static const struct itemplate instrux_VCVTBF162IUBS[3] = {
    /*   0 : VCVTBF162IUBS xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.f2.map5.w0 6b /r         ] AVX10_2,FUTURE */
        /* 250(f5 7f 08) 301 001(6b) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTBF162IUBS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50575, 643, 7572},
    /*   1 : VCVTBF162IUBS ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.f2.map5.w0 6b /r         ] AVX10_2,FUTURE */
        /* 250(f5 7f 28) 301 001(6b) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTBF162IUBS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50584, 643, 7573},
    /*   2 : VCVTBF162IUBS zmmreg|mask|z,zmmrm512|b16 [rm:fv:    evex.512.f2.map5.w0 6b /r         ] AVX10_2,FUTURE */
        /* 250(f5 7f 48) 301 001(6b) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTBF162IUBS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50593, 643, 7574},
};

static const struct itemplate instrux_VCVTTBF162IBS[3] = {
    /*   0 : VCVTTBF162IBS xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.f2.map5.w0 68 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7f 08) 301 001(68) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTBF162IBS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50602, 643, 7575},
    /*   1 : VCVTTBF162IBS ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.f2.map5.w0 68 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7f 28) 301 001(68) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTBF162IBS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50611, 643, 7576},
    /*   2 : VCVTTBF162IBS zmmreg|mask|z,zmmrm512|b16 [rm:fv:    evex.512.f2.map5.w0 68 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7f 48) 301 001(68) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTBF162IBS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50620, 643, 7577},
};

static const struct itemplate instrux_VCVTTBF162IUBS[3] = {
    /*   0 : VCVTTBF162IUBS xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.f2.map5.w0 6a /r         ] AVX10_2,FUTURE */
        /* 250(f5 7f 08) 301 001(6a) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTBF162IUBS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50629, 643, 7578},
    /*   1 : VCVTTBF162IUBS ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.f2.map5.w0 6a /r         ] AVX10_2,FUTURE */
        /* 250(f5 7f 28) 301 001(6a) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTBF162IUBS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50638, 643, 7579},
    /*   2 : VCVTTBF162IUBS zmmreg|mask|z,zmmrm512|b16 [rm:fv:    evex.512.f2.map5.w0 6a /r         ] AVX10_2,FUTURE */
        /* 250(f5 7f 48) 301 001(6a) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTBF162IUBS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50647, 643, 7580},
};

static const struct itemplate instrux_VCVTTPD2DQS[3] = {
    /*   0 : VCVTTPD2DQS xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.np.map5.w1 6d /r         ] AVX10_2,FUTURE */
        /* 250(f5 fc 08) 301 001(6d) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPD2DQS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+50656, 643, 7581},
    /*   1 : VCVTTPD2DQS xmmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.np.map5.w1 6d /r         ] AVX10_2,FUTURE */
        /* 250(f5 fc 28) 301 001(6d) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPD2DQS, 2, {XMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+50665, 643, 7582},
    /*   2 : VCVTTPD2DQS ymmreg|mask|z,zmmrm512|b64|sae [rm:fv:    evex.512.np.map5.w1 6d /r         ] AVX10_2,FUTURE */
        /* 250(f5 fc 48) 301 001(6d) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPD2DQS, 2, {YMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|SAE,0,0,0}, nasm_bytecodes+50674, 643, 7583},
};

static const struct itemplate instrux_VCVTTPD2QQS[3] = {
    /*   0 : VCVTTPD2QQS xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.66.map5.w1 6d /r         ] AVX10_2,FUTURE */
        /* 250(f5 fd 08) 301 001(6d) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPD2QQS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+50683, 643, 7584},
    /*   1 : VCVTTPD2QQS ymmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.66.map5.w1 6d /r         ] AVX10_2,FUTURE */
        /* 250(f5 fd 28) 301 001(6d) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPD2QQS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+50692, 643, 7585},
    /*   2 : VCVTTPD2QQS zmmreg|mask|z,zmmrm512|b64|sae [rm:fv:    evex.512.66.map5.w1 6d /r         ] AVX10_2,FUTURE */
        /* 250(f5 fd 48) 301 001(6d) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPD2QQS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|SAE,0,0,0}, nasm_bytecodes+50701, 643, 7586},
};

static const struct itemplate instrux_VCVTTPD2UDQS[3] = {
    /*   0 : VCVTTPD2UDQS xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.np.map5.w1 6c /r         ] AVX10_2,FUTURE */
        /* 250(f5 fc 08) 301 001(6c) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPD2UDQS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+50710, 643, 7587},
    /*   1 : VCVTTPD2UDQS xmmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.np.map5.w1 6c /r         ] AVX10_2,FUTURE */
        /* 250(f5 fc 28) 301 001(6c) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPD2UDQS, 2, {XMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+50719, 643, 7588},
    /*   2 : VCVTTPD2UDQS ymmreg|mask|z,zmmrm512|b64|sae [rm:fv:    evex.512.np.map5.w1 6c /r         ] AVX10_2,FUTURE */
        /* 250(f5 fc 48) 301 001(6c) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPD2UDQS, 2, {YMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|SAE,0,0,0}, nasm_bytecodes+50728, 643, 7589},
};

static const struct itemplate instrux_VCVTTPD2UQQS[3] = {
    /*   0 : VCVTTPD2UQQS xmmreg|mask|z,xmmrm128|b64 [rm:fv:    evex.128.66.map5.w1 6c /r         ] AVX10_2,FUTURE */
        /* 250(f5 fd 08) 301 001(6c) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPD2UQQS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+50737, 643, 7590},
    /*   1 : VCVTTPD2UQQS ymmreg|mask|z,ymmrm256|b64 [rm:fv:    evex.256.66.map5.w1 6c /r         ] AVX10_2,FUTURE */
        /* 250(f5 fd 28) 301 001(6c) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPD2UQQS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B64,0,0,0}, nasm_bytecodes+50746, 643, 7591},
    /*   2 : VCVTTPD2UQQS zmmreg|mask|z,zmmrm512|b64|sae [rm:fv:    evex.512.66.map5.w1 6c /r         ] AVX10_2,FUTURE */
        /* 250(f5 fd 48) 301 001(6c) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPD2UQQS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B64|SAE,0,0,0}, nasm_bytecodes+50755, 643, 7592},
};

static const struct itemplate instrux_VCVTPH2IBS[3] = {
    /*   0 : VCVTPH2IBS xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.np.map5.w0 69 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7c 08) 301 001(69) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPH2IBS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50764, 643, 7593},
    /*   1 : VCVTPH2IBS ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.np.map5.w0 69 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7c 28) 301 001(69) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPH2IBS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50773, 643, 7594},
    /*   2 : VCVTPH2IBS zmmreg|mask|z,zmmrm512|b16|er [rm:fv:    evex.512.np.map5.w0 69 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7c 48) 301 001(69) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPH2IBS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+50782, 643, 7595},
};

static const struct itemplate instrux_VCVTPH2IUBS[3] = {
    /*   0 : VCVTPH2IUBS xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.np.map5.w0 6b /r         ] AVX10_2,FUTURE */
        /* 250(f5 7c 08) 301 001(6b) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPH2IUBS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50791, 643, 7596},
    /*   1 : VCVTPH2IUBS ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.np.map5.w0 6b /r         ] AVX10_2,FUTURE */
        /* 250(f5 7c 28) 301 001(6b) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPH2IUBS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50800, 643, 7597},
    /*   2 : VCVTPH2IUBS zmmreg|mask|z,zmmrm512|b16|er [rm:fv:    evex.512.np.map5.w0 6b /r         ] AVX10_2,FUTURE */
        /* 250(f5 7c 48) 301 001(6b) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPH2IUBS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|ER,0,0,0}, nasm_bytecodes+50809, 643, 7598},
};

static const struct itemplate instrux_VCVTTPH2IBS[3] = {
    /*   0 : VCVTTPH2IBS xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.np.map5.w0 68 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7c 08) 301 001(68) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPH2IBS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50818, 643, 7599},
    /*   1 : VCVTTPH2IBS ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.np.map5.w0 68 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7c 28) 301 001(68) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPH2IBS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50827, 643, 7600},
    /*   2 : VCVTTPH2IBS zmmreg|mask|z,zmmrm512|b16|sae [rm:fv:    evex.512.np.map5.w0 68 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7c 48) 301 001(68) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPH2IBS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|SAE,0,0,0}, nasm_bytecodes+50836, 643, 7601},
};

static const struct itemplate instrux_VCVTTPH2IUBS[3] = {
    /*   0 : VCVTTPH2IUBS xmmreg|mask|z,xmmrm128|b16 [rm:fv:    evex.128.np.map5.w0 6a /r         ] AVX10_2,FUTURE */
        /* 250(f5 7c 08) 301 001(6a) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPH2IUBS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50845, 643, 7602},
    /*   1 : VCVTTPH2IUBS ymmreg|mask|z,ymmrm256|b16 [rm:fv:    evex.256.np.map5.w0 6a /r         ] AVX10_2,FUTURE */
        /* 250(f5 7c 28) 301 001(6a) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPH2IUBS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B16,0,0,0}, nasm_bytecodes+50854, 643, 7603},
    /*   2 : VCVTTPH2IUBS zmmreg|mask|z,zmmrm512|b16|sae [rm:fv:    evex.512.np.map5.w0 6a /r         ] AVX10_2,FUTURE */
        /* 250(f5 7c 48) 301 001(6a) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPH2IUBS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B16|SAE,0,0,0}, nasm_bytecodes+50863, 643, 7604},
};

static const struct itemplate instrux_VCVTTPS2DQS[3] = {
    /*   0 : VCVTTPS2DQS xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.np.map5.w0 6d /r         ] AVX10_2,FUTURE */
        /* 250(f5 7c 08) 301 001(6d) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPS2DQS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+50872, 643, 7605},
    /*   1 : VCVTTPS2DQS ymmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.np.map5.w0 6d /r         ] AVX10_2,FUTURE */
        /* 250(f5 7c 28) 301 001(6d) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPS2DQS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+50881, 643, 7606},
    /*   2 : VCVTTPS2DQS zmmreg|mask|z,zmmrm512|b32|sae [rm:fv:    evex.512.np.map5.w0 6d /r         ] AVX10_2,FUTURE */
        /* 250(f5 7c 48) 301 001(6d) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPS2DQS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+50890, 643, 7607},
};

static const struct itemplate instrux_VCVTPS2IBS[3] = {
    /*   0 : VCVTPS2IBS xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.66.map5.w0 69 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 08) 301 001(69) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPS2IBS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+50899, 643, 7608},
    /*   1 : VCVTPS2IBS ymmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.66.map5.w0 69 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 28) 301 001(69) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPS2IBS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+50908, 643, 7609},
    /*   2 : VCVTPS2IBS zmmreg|mask|z,zmmrm512|b32|er [rm:fv:    evex.512.66.map5.w0 69 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 48) 301 001(69) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPS2IBS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+50917, 643, 7610},
};

static const struct itemplate instrux_VCVTPS2IUBS[3] = {
    /*   0 : VCVTPS2IUBS xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.66.map5.w0 6b /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 08) 301 001(6b) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPS2IUBS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+50926, 643, 7611},
    /*   1 : VCVTPS2IUBS ymmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.66.map5.w0 6b /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 28) 301 001(6b) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPS2IUBS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+50935, 643, 7612},
    /*   2 : VCVTPS2IUBS zmmreg|mask|z,zmmrm512|b32|er [rm:fv:    evex.512.66.map5.w0 6b /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 48) 301 001(6b) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTPS2IUBS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|ER,0,0,0}, nasm_bytecodes+50944, 643, 7613},
};

static const struct itemplate instrux_VCVTTPS2IBS[3] = {
    /*   0 : VCVTTPS2IBS xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.66.map5.w0 68 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 08) 301 001(68) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPS2IBS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+50953, 643, 7614},
    /*   1 : VCVTTPS2IBS ymmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.66.map5.w0 68 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 28) 301 001(68) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPS2IBS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+50962, 643, 7615},
    /*   2 : VCVTTPS2IBS zmmreg|mask|z,zmmrm512|b32|sae [rm:fv:    evex.512.66.map5.w0 68 /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 48) 301 001(68) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPS2IBS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+50971, 643, 7616},
};

static const struct itemplate instrux_VCVTTPS2IUBS[3] = {
    /*   0 : VCVTTPS2IUBS xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.66.map5.w0 6a /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 08) 301 001(6a) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPS2IUBS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+50980, 643, 7617},
    /*   1 : VCVTTPS2IUBS ymmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.66.map5.w0 6a /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 28) 301 001(6a) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPS2IUBS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+50989, 643, 7618},
    /*   2 : VCVTTPS2IUBS zmmreg|mask|z,zmmrm512|b32|sae [rm:fv:    evex.512.66.map5.w0 6a /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 48) 301 001(6a) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPS2IUBS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+50998, 643, 7619},
};

static const struct itemplate instrux_VCVTTPS2QQS[3] = {
    /*   0 : VCVTTPS2QQS xmmreg|mask|z,xmmrm64|b32 [rm:hv:    evex.128.66.map5.w0 6d /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 08) 302 001(6d) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPS2QQS, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+51007, 643, 7620},
    /*   1 : VCVTTPS2QQS ymmreg|mask|z,xmmrm128|b32 [rm:hv:    evex.256.66.map5.w0 6d /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 28) 302 001(6d) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPS2QQS, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+51016, 643, 7621},
    /*   2 : VCVTTPS2QQS zmmreg|mask|z,ymmrm256|b32|sae [rm:hv:    evex.512.66.map5.w0 6d /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 48) 302 001(6d) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPS2QQS, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+51025, 643, 7622},
};

static const struct itemplate instrux_VCVTTPS2UDQS[3] = {
    /*   0 : VCVTTPS2UDQS xmmreg|mask|z,xmmrm128|b32 [rm:fv:    evex.128.np.map5.w0 6c /r         ] AVX10_2,FUTURE */
        /* 250(f5 7c 08) 301 001(6c) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPS2UDQS, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+51034, 643, 7623},
    /*   1 : VCVTTPS2UDQS ymmreg|mask|z,ymmrm256|b32 [rm:fv:    evex.256.np.map5.w0 6c /r         ] AVX10_2,FUTURE */
        /* 250(f5 7c 28) 301 001(6c) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPS2UDQS, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+51043, 643, 7624},
    /*   2 : VCVTTPS2UDQS zmmreg|mask|z,zmmrm512|b32|sae [rm:fv:    evex.512.np.map5.w0 6c /r         ] AVX10_2,FUTURE */
        /* 250(f5 7c 48) 301 001(6c) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPS2UDQS, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+51052, 643, 7625},
};

static const struct itemplate instrux_VCVTTPS2UQQS[3] = {
    /*   0 : VCVTTPS2UQQS xmmreg|mask|z,xmmrm64|b32 [rm:hv:    evex.128.66.map5.w0 6c /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 08) 302 001(6c) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPS2UQQS, 2, {XMMREG,RM_XMM|BITS64,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+51061, 643, 7626},
    /*   1 : VCVTTPS2UQQS ymmreg|mask|z,xmmrm128|b32 [rm:hv:    evex.256.66.map5.w0 6c /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 28) 302 001(6c) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPS2UQQS, 2, {YMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,B32,0,0,0}, nasm_bytecodes+51070, 643, 7627},
    /*   2 : VCVTTPS2UQQS zmmreg|mask|z,ymmrm256|b32|sae [rm:hv:    evex.512.66.map5.w0 6c /r         ] AVX10_2,FUTURE */
        /* 250(f5 7d 48) 302 001(6c) 110 : EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTPS2UQQS, 2, {ZMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,B32|SAE,0,0,0}, nasm_bytecodes+51079, 643, 7628},
};

static const struct itemplate instrux_VCVTTSD2SIS[2] = {
    /*   0 : VCVTTSD2SIS reg32,xmmrm64|sae [rm:t1s:   evex.lig.f2.map5.w0 6d /r         ] AVX10_2,FUTURE */
        /* 250(f5 7f 08) 306 001(6d) 110 : LIG,EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTSD2SIS, 2, {REG_GPR|BITS32,RM_XMM|BITS64,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+51088, 644, 7629},
    /*   1 : VCVTTSD2SIS reg64,xmmrm64|sae [rm:t1s:   evex.lig.f2.map5.w1 6d /r         ] LONG,PROT,AVX10_2,X86_64 */
        /* 250(f5 ff 08) 306 001(6d) 110 : LIG,LONG,EVEX,PROT,AVX10_2,X86_64 */
        {I_VCVTTSD2SIS, 2, {REG_GPR|BITS64,RM_XMM|BITS64,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+51097, 646, 7630},
};

static const struct itemplate instrux_VCVTTSD2USIS[2] = {
    /*   0 : VCVTTSD2USIS reg32,xmmrm64|sae [rm:t1s:   evex.lig.f2.map5.w0 6c /r         ] AVX10_2,FUTURE */
        /* 250(f5 7f 08) 306 001(6c) 110 : LIG,EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTSD2USIS, 2, {REG_GPR|BITS32,RM_XMM|BITS64,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+51106, 644, 7631},
    /*   1 : VCVTTSD2USIS reg64,xmmrm64|sae [rm:t1s:   evex.lig.f2.map5.w1 6c /r         ] LONG,PROT,AVX10_2,X86_64 */
        /* 250(f5 ff 08) 306 001(6c) 110 : LIG,LONG,EVEX,PROT,AVX10_2,X86_64 */
        {I_VCVTTSD2USIS, 2, {REG_GPR|BITS64,RM_XMM|BITS64,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+51115, 646, 7632},
};

static const struct itemplate instrux_VCVTTSS2SIS[2] = {
    /*   0 : VCVTTSS2SIS reg32,xmmrm32|sae [rm:t1s:   evex.lig.f3.map5.w0 6d /r         ] AVX10_2,FUTURE */
        /* 250(f5 7e 08) 306 001(6d) 110 : LIG,EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTSS2SIS, 2, {REG_GPR|BITS32,RM_XMM|BITS32,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+51124, 644, 7633},
    /*   1 : VCVTTSS2SIS reg64,xmmrm32|sae [rm:t1s:   evex.lig.f3.map5.w1 6d /r         ] LONG,PROT,AVX10_2,X86_64 */
        /* 250(f5 fe 08) 306 001(6d) 110 : LIG,LONG,EVEX,PROT,AVX10_2,X86_64 */
        {I_VCVTTSS2SIS, 2, {REG_GPR|BITS64,RM_XMM|BITS32,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+51133, 646, 7634},
};

static const struct itemplate instrux_VCVTTSS2USIS[2] = {
    /*   0 : VCVTTSS2USIS reg32,xmmrm32|sae [rm:t1s:   evex.lig.f3.map5.w0 6c /r         ] AVX10_2,FUTURE */
        /* 250(f5 7e 08) 306 001(6c) 110 : LIG,EVEX,PROT,AVX10_2,FUTURE */
        {I_VCVTTSS2USIS, 2, {REG_GPR|BITS32,RM_XMM|BITS32,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+51142, 644, 7635},
    /*   1 : VCVTTSS2USIS reg64,xmmrm32|sae [rm:t1s:   evex.lig.f3.map5.w1 6c /r         ] LONG,PROT,AVX10_2,X86_64 */
        /* 250(f5 fe 08) 306 001(6c) 110 : LIG,LONG,EVEX,PROT,AVX10_2,X86_64 */
        {I_VCVTTSS2USIS, 2, {REG_GPR|BITS64,RM_XMM|BITS32,0,0,0}, {0,SAE,0,0,0}, nasm_bytecodes+51151, 646, 7636},
};

static const struct itemplate instrux_VBMACOR16X16X16[2] = {
    /*   0 : VBMACOR16X16X16 ymmreg,ymmreg,ymmrm256 [rvm:fv:   evex.256.np.map6.w0 80 /r         ] AVX512BMM,FUTURE */
        /* 241(f6 7c 28) 301 001(80) 120 : EVEX,PROT,AVX512BMM,FUTURE */
        {I_VBMACOR16X16X16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, NO_DECORATOR, nasm_bytecodes+51196, 647, 7645},
    /*   1 : VBMACOR16X16X16 zmmreg,zmmreg,zmmrm512 [rvm:fv:   evex.512.np.map6.w0 80 /r         ] AVX512BMM,FUTURE */
        /* 241(f6 7c 48) 301 001(80) 120 : EVEX,PROT,AVX512BMM,FUTURE */
        {I_VBMACOR16X16X16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, NO_DECORATOR, nasm_bytecodes+51205, 647, 7646},
};

static const struct itemplate instrux_VBMACXOR16X16X16[2] = {
    /*   0 : VBMACXOR16X16X16 ymmreg,ymmreg,ymmrm256 [rvm:fv:   evex.256.np.map6.w1 80 /r         ] AVX512BMM,FUTURE */
        /* 241(f6 fc 28) 301 001(80) 120 : EVEX,PROT,AVX512BMM,FUTURE */
        {I_VBMACXOR16X16X16, 3, {YMMREG,YMMREG,RM_YMM|BITS256,0,0}, NO_DECORATOR, nasm_bytecodes+51214, 647, 7647},
    /*   1 : VBMACXOR16X16X16 zmmreg,zmmreg,zmmrm512 [rvm:fv:   evex.512.np.map6.w1 80 /r         ] AVX512BMM,FUTURE */
        /* 241(f6 fc 48) 301 001(80) 120 : EVEX,PROT,AVX512BMM,FUTURE */
        {I_VBMACXOR16X16X16, 3, {ZMMREG,ZMMREG,RM_ZMM|BITS512,0,0}, NO_DECORATOR, nasm_bytecodes+51223, 647, 7648},
};

static const struct itemplate instrux_VBITREV[3] = {
    /*   0 : VBITREV xmmreg|mask|z,xmmrm128 [rm:fv:    evex.128.np.map6.w0 81 /r         ] AVX512BMM,FUTURE */
        /* 250(f6 7c 08) 301 001(81) 110 : EVEX,PROT,AVX512BMM,FUTURE */
        {I_VBITREV, 2, {XMMREG,RM_XMM|BITS128,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+51232, 647, 7649},
    /*   1 : VBITREV ymmreg|mask|z,ymmrm256 [rm:fv:    evex.256.np.map6.w0 81 /r         ] AVX512BMM,FUTURE */
        /* 250(f6 7c 28) 301 001(81) 110 : EVEX,PROT,AVX512BMM,FUTURE */
        {I_VBITREV, 2, {YMMREG,RM_YMM|BITS256,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+51241, 647, 7650},
    /*   2 : VBITREV zmmreg|mask|z,zmmrm512 [rm:fv:    evex.512.np.map6.w0 81 /r         ] AVX512BMM,FUTURE */
        /* 250(f6 7c 48) 301 001(81) 110 : EVEX,PROT,AVX512BMM,FUTURE */
        {I_VBITREV, 2, {ZMMREG,RM_ZMM|BITS512,0,0,0}, {MASK|Z,0,0,0,0}, nasm_bytecodes+51250, 647, 7651},
};

static const struct itemplate instrux_HINT_NOP[3] = {
    /*   0 : HINT_NOP imm,reg16,rm16 [irm:      o16 0f ibn /r                     ] ND,SM1-2,FL,UNDOC,P6 */
        /* 320 355 300 121 : SM1,SM2,FL,UNDOC,P6 */
        {I_HINT_NOP, 3, {IMM_NORMAL,REG_GPR|BITS16,RM_GPR|BITS16,0,0}, NO_DECORATOR, nasm_bytecodes+72569, 650, 7658},
    /*   1 : HINT_NOP imm,reg32,rm32 [irm:      o32 0f ibn /r                     ] ND,SM1-2,FL,UNDOC,P6 */
        /* 321 355 300 121 : SM1,SM2,FL,UNDOC,P6 */
        {I_HINT_NOP, 3, {IMM_NORMAL,REG_GPR|BITS32,RM_GPR|BITS32,0,0}, NO_DECORATOR, nasm_bytecodes+72574, 650, 7659},
    /*   2 : HINT_NOP imm,reg64,rm64 [irm:      o64 0f ibn /r                     ] ND,SM1-2,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 300 121 : SM1,SM2,LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP, 3, {IMM_NORMAL,REG_GPR|BITS64,RM_GPR|BITS64,0,0}, NO_DECORATOR, nasm_bytecodes+72579, 651, 7660},
};

static const struct itemplate instrux_HINT_NOP0[3] = {
    /*   0 : HINT_NOP0 rm16 [m:        o16 0f 18 /0                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(18) 200 : FL,UNDOC,P6 */
        {I_HINT_NOP0, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70185, 652, 7661},
    /*   1 : HINT_NOP0 rm32 [m:        o32 0f 18 /0                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(18) 200 : FL,UNDOC,P6 */
        {I_HINT_NOP0, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70191, 652, 7662},
    /*   2 : HINT_NOP0 rm64 [m:        o64 0f 18 /0                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(18) 200 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP0, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70197, 653, 7663},
};

static const struct itemplate instrux_HINT_NOP1[3] = {
    /*   0 : HINT_NOP1 rm16 [m:        o16 0f 18 /1                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(18) 201 : FL,UNDOC,P6 */
        {I_HINT_NOP1, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70203, 652, 7664},
    /*   1 : HINT_NOP1 rm32 [m:        o32 0f 18 /1                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(18) 201 : FL,UNDOC,P6 */
        {I_HINT_NOP1, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70209, 652, 7665},
    /*   2 : HINT_NOP1 rm64 [m:        o64 0f 18 /1                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(18) 201 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP1, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70215, 653, 7666},
};

static const struct itemplate instrux_HINT_NOP2[3] = {
    /*   0 : HINT_NOP2 rm16 [m:        o16 0f 18 /2                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(18) 202 : FL,UNDOC,P6 */
        {I_HINT_NOP2, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70221, 652, 7667},
    /*   1 : HINT_NOP2 rm32 [m:        o32 0f 18 /2                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(18) 202 : FL,UNDOC,P6 */
        {I_HINT_NOP2, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70227, 652, 7668},
    /*   2 : HINT_NOP2 rm64 [m:        o64 0f 18 /2                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(18) 202 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP2, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70233, 653, 7669},
};

static const struct itemplate instrux_HINT_NOP3[3] = {
    /*   0 : HINT_NOP3 rm16 [m:        o16 0f 18 /3                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(18) 203 : FL,UNDOC,P6 */
        {I_HINT_NOP3, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70239, 652, 7670},
    /*   1 : HINT_NOP3 rm32 [m:        o32 0f 18 /3                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(18) 203 : FL,UNDOC,P6 */
        {I_HINT_NOP3, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70245, 652, 7671},
    /*   2 : HINT_NOP3 rm64 [m:        o64 0f 18 /3                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(18) 203 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP3, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70251, 653, 7672},
};

static const struct itemplate instrux_HINT_NOP4[3] = {
    /*   0 : HINT_NOP4 rm16 [m:        o16 0f 18 /4                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(18) 204 : FL,UNDOC,P6 */
        {I_HINT_NOP4, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70257, 652, 7673},
    /*   1 : HINT_NOP4 rm32 [m:        o32 0f 18 /4                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(18) 204 : FL,UNDOC,P6 */
        {I_HINT_NOP4, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70263, 652, 7674},
    /*   2 : HINT_NOP4 rm64 [m:        o64 0f 18 /4                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(18) 204 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP4, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70269, 653, 7675},
};

static const struct itemplate instrux_HINT_NOP5[3] = {
    /*   0 : HINT_NOP5 rm16 [m:        o16 0f 18 /5                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(18) 205 : FL,UNDOC,P6 */
        {I_HINT_NOP5, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70275, 652, 7676},
    /*   1 : HINT_NOP5 rm32 [m:        o32 0f 18 /5                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(18) 205 : FL,UNDOC,P6 */
        {I_HINT_NOP5, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70281, 652, 7677},
    /*   2 : HINT_NOP5 rm64 [m:        o64 0f 18 /5                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(18) 205 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP5, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70287, 653, 7678},
};

static const struct itemplate instrux_HINT_NOP6[3] = {
    /*   0 : HINT_NOP6 rm16 [m:        o16 0f 18 /6                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(18) 206 : FL,UNDOC,P6 */
        {I_HINT_NOP6, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70293, 652, 7679},
    /*   1 : HINT_NOP6 rm32 [m:        o32 0f 18 /6                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(18) 206 : FL,UNDOC,P6 */
        {I_HINT_NOP6, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70299, 652, 7680},
    /*   2 : HINT_NOP6 rm64 [m:        o64 0f 18 /6                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(18) 206 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP6, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70305, 653, 7681},
};

static const struct itemplate instrux_HINT_NOP7[3] = {
    /*   0 : HINT_NOP7 rm16 [m:        o16 0f 18 /7                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(18) 207 : FL,UNDOC,P6 */
        {I_HINT_NOP7, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70311, 652, 7682},
    /*   1 : HINT_NOP7 rm32 [m:        o32 0f 18 /7                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(18) 207 : FL,UNDOC,P6 */
        {I_HINT_NOP7, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70317, 652, 7683},
    /*   2 : HINT_NOP7 rm64 [m:        o64 0f 18 /7                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(18) 207 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP7, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70323, 653, 7684},
};

static const struct itemplate instrux_HINT_NOP8[3] = {
    /*   0 : HINT_NOP8 rm16 [m:        o16 0f 19 /0                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(19) 200 : FL,UNDOC,P6 */
        {I_HINT_NOP8, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70329, 652, 7685},
    /*   1 : HINT_NOP8 rm32 [m:        o32 0f 19 /0                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(19) 200 : FL,UNDOC,P6 */
        {I_HINT_NOP8, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70335, 652, 7686},
    /*   2 : HINT_NOP8 rm64 [m:        o64 0f 19 /0                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(19) 200 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP8, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70341, 653, 7687},
};

static const struct itemplate instrux_HINT_NOP9[3] = {
    /*   0 : HINT_NOP9 rm16 [m:        o16 0f 19 /1                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(19) 201 : FL,UNDOC,P6 */
        {I_HINT_NOP9, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70347, 652, 7688},
    /*   1 : HINT_NOP9 rm32 [m:        o32 0f 19 /1                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(19) 201 : FL,UNDOC,P6 */
        {I_HINT_NOP9, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70353, 652, 7689},
    /*   2 : HINT_NOP9 rm64 [m:        o64 0f 19 /1                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(19) 201 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP9, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70359, 653, 7690},
};

static const struct itemplate instrux_HINT_NOP10[3] = {
    /*   0 : HINT_NOP10 rm16 [m:        o16 0f 19 /2                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(19) 202 : FL,UNDOC,P6 */
        {I_HINT_NOP10, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70365, 652, 7691},
    /*   1 : HINT_NOP10 rm32 [m:        o32 0f 19 /2                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(19) 202 : FL,UNDOC,P6 */
        {I_HINT_NOP10, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70371, 652, 7692},
    /*   2 : HINT_NOP10 rm64 [m:        o64 0f 19 /2                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(19) 202 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP10, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70377, 653, 7693},
};

static const struct itemplate instrux_HINT_NOP11[3] = {
    /*   0 : HINT_NOP11 rm16 [m:        o16 0f 19 /3                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(19) 203 : FL,UNDOC,P6 */
        {I_HINT_NOP11, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70383, 652, 7694},
    /*   1 : HINT_NOP11 rm32 [m:        o32 0f 19 /3                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(19) 203 : FL,UNDOC,P6 */
        {I_HINT_NOP11, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70389, 652, 7695},
    /*   2 : HINT_NOP11 rm64 [m:        o64 0f 19 /3                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(19) 203 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP11, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70395, 653, 7696},
};

static const struct itemplate instrux_HINT_NOP12[3] = {
    /*   0 : HINT_NOP12 rm16 [m:        o16 0f 19 /4                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(19) 204 : FL,UNDOC,P6 */
        {I_HINT_NOP12, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70401, 652, 7697},
    /*   1 : HINT_NOP12 rm32 [m:        o32 0f 19 /4                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(19) 204 : FL,UNDOC,P6 */
        {I_HINT_NOP12, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70407, 652, 7698},
    /*   2 : HINT_NOP12 rm64 [m:        o64 0f 19 /4                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(19) 204 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP12, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70413, 653, 7699},
};

static const struct itemplate instrux_HINT_NOP13[3] = {
    /*   0 : HINT_NOP13 rm16 [m:        o16 0f 19 /5                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(19) 205 : FL,UNDOC,P6 */
        {I_HINT_NOP13, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70419, 652, 7700},
    /*   1 : HINT_NOP13 rm32 [m:        o32 0f 19 /5                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(19) 205 : FL,UNDOC,P6 */
        {I_HINT_NOP13, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70425, 652, 7701},
    /*   2 : HINT_NOP13 rm64 [m:        o64 0f 19 /5                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(19) 205 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP13, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70431, 653, 7702},
};

static const struct itemplate instrux_HINT_NOP14[3] = {
    /*   0 : HINT_NOP14 rm16 [m:        o16 0f 19 /6                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(19) 206 : FL,UNDOC,P6 */
        {I_HINT_NOP14, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70437, 652, 7703},
    /*   1 : HINT_NOP14 rm32 [m:        o32 0f 19 /6                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(19) 206 : FL,UNDOC,P6 */
        {I_HINT_NOP14, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70443, 652, 7704},
    /*   2 : HINT_NOP14 rm64 [m:        o64 0f 19 /6                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(19) 206 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP14, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70449, 653, 7705},
};

static const struct itemplate instrux_HINT_NOP15[3] = {
    /*   0 : HINT_NOP15 rm16 [m:        o16 0f 19 /7                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(19) 207 : FL,UNDOC,P6 */
        {I_HINT_NOP15, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70455, 652, 7706},
    /*   1 : HINT_NOP15 rm32 [m:        o32 0f 19 /7                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(19) 207 : FL,UNDOC,P6 */
        {I_HINT_NOP15, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70461, 652, 7707},
    /*   2 : HINT_NOP15 rm64 [m:        o64 0f 19 /7                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(19) 207 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP15, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70467, 653, 7708},
};

static const struct itemplate instrux_HINT_NOP16[3] = {
    /*   0 : HINT_NOP16 rm16 [m:        o16 0f 1a /0                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1a) 200 : FL,UNDOC,P6 */
        {I_HINT_NOP16, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70473, 652, 7709},
    /*   1 : HINT_NOP16 rm32 [m:        o32 0f 1a /0                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1a) 200 : FL,UNDOC,P6 */
        {I_HINT_NOP16, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70479, 652, 7710},
    /*   2 : HINT_NOP16 rm64 [m:        o64 0f 1a /0                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1a) 200 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP16, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70485, 653, 7711},
};

static const struct itemplate instrux_HINT_NOP17[3] = {
    /*   0 : HINT_NOP17 rm16 [m:        o16 0f 1a /1                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1a) 201 : FL,UNDOC,P6 */
        {I_HINT_NOP17, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70491, 652, 7712},
    /*   1 : HINT_NOP17 rm32 [m:        o32 0f 1a /1                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1a) 201 : FL,UNDOC,P6 */
        {I_HINT_NOP17, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70497, 652, 7713},
    /*   2 : HINT_NOP17 rm64 [m:        o64 0f 1a /1                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1a) 201 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP17, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70503, 653, 7714},
};

static const struct itemplate instrux_HINT_NOP18[3] = {
    /*   0 : HINT_NOP18 rm16 [m:        o16 0f 1a /2                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1a) 202 : FL,UNDOC,P6 */
        {I_HINT_NOP18, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70509, 652, 7715},
    /*   1 : HINT_NOP18 rm32 [m:        o32 0f 1a /2                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1a) 202 : FL,UNDOC,P6 */
        {I_HINT_NOP18, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70515, 652, 7716},
    /*   2 : HINT_NOP18 rm64 [m:        o64 0f 1a /2                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1a) 202 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP18, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70521, 653, 7717},
};

static const struct itemplate instrux_HINT_NOP19[3] = {
    /*   0 : HINT_NOP19 rm16 [m:        o16 0f 1a /3                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1a) 203 : FL,UNDOC,P6 */
        {I_HINT_NOP19, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70527, 652, 7718},
    /*   1 : HINT_NOP19 rm32 [m:        o32 0f 1a /3                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1a) 203 : FL,UNDOC,P6 */
        {I_HINT_NOP19, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70533, 652, 7719},
    /*   2 : HINT_NOP19 rm64 [m:        o64 0f 1a /3                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1a) 203 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP19, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70539, 653, 7720},
};

static const struct itemplate instrux_HINT_NOP20[3] = {
    /*   0 : HINT_NOP20 rm16 [m:        o16 0f 1a /4                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1a) 204 : FL,UNDOC,P6 */
        {I_HINT_NOP20, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70545, 652, 7721},
    /*   1 : HINT_NOP20 rm32 [m:        o32 0f 1a /4                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1a) 204 : FL,UNDOC,P6 */
        {I_HINT_NOP20, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70551, 652, 7722},
    /*   2 : HINT_NOP20 rm64 [m:        o64 0f 1a /4                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1a) 204 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP20, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70557, 653, 7723},
};

static const struct itemplate instrux_HINT_NOP21[3] = {
    /*   0 : HINT_NOP21 rm16 [m:        o16 0f 1a /5                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1a) 205 : FL,UNDOC,P6 */
        {I_HINT_NOP21, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70563, 652, 7724},
    /*   1 : HINT_NOP21 rm32 [m:        o32 0f 1a /5                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1a) 205 : FL,UNDOC,P6 */
        {I_HINT_NOP21, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70569, 652, 7725},
    /*   2 : HINT_NOP21 rm64 [m:        o64 0f 1a /5                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1a) 205 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP21, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70575, 653, 7726},
};

static const struct itemplate instrux_HINT_NOP22[3] = {
    /*   0 : HINT_NOP22 rm16 [m:        o16 0f 1a /6                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1a) 206 : FL,UNDOC,P6 */
        {I_HINT_NOP22, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70581, 652, 7727},
    /*   1 : HINT_NOP22 rm32 [m:        o32 0f 1a /6                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1a) 206 : FL,UNDOC,P6 */
        {I_HINT_NOP22, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70587, 652, 7728},
    /*   2 : HINT_NOP22 rm64 [m:        o64 0f 1a /6                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1a) 206 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP22, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70593, 653, 7729},
};

static const struct itemplate instrux_HINT_NOP23[3] = {
    /*   0 : HINT_NOP23 rm16 [m:        o16 0f 1a /7                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1a) 207 : FL,UNDOC,P6 */
        {I_HINT_NOP23, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70599, 652, 7730},
    /*   1 : HINT_NOP23 rm32 [m:        o32 0f 1a /7                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1a) 207 : FL,UNDOC,P6 */
        {I_HINT_NOP23, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70605, 652, 7731},
    /*   2 : HINT_NOP23 rm64 [m:        o64 0f 1a /7                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1a) 207 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP23, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70611, 653, 7732},
};

static const struct itemplate instrux_HINT_NOP24[3] = {
    /*   0 : HINT_NOP24 rm16 [m:        o16 0f 1b /0                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1b) 200 : FL,UNDOC,P6 */
        {I_HINT_NOP24, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70617, 652, 7733},
    /*   1 : HINT_NOP24 rm32 [m:        o32 0f 1b /0                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1b) 200 : FL,UNDOC,P6 */
        {I_HINT_NOP24, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70623, 652, 7734},
    /*   2 : HINT_NOP24 rm64 [m:        o64 0f 1b /0                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1b) 200 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP24, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70629, 653, 7735},
};

static const struct itemplate instrux_HINT_NOP25[3] = {
    /*   0 : HINT_NOP25 rm16 [m:        o16 0f 1b /1                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1b) 201 : FL,UNDOC,P6 */
        {I_HINT_NOP25, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70635, 652, 7736},
    /*   1 : HINT_NOP25 rm32 [m:        o32 0f 1b /1                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1b) 201 : FL,UNDOC,P6 */
        {I_HINT_NOP25, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70641, 652, 7737},
    /*   2 : HINT_NOP25 rm64 [m:        o64 0f 1b /1                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1b) 201 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP25, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70647, 653, 7738},
};

static const struct itemplate instrux_HINT_NOP26[3] = {
    /*   0 : HINT_NOP26 rm16 [m:        o16 0f 1b /2                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1b) 202 : FL,UNDOC,P6 */
        {I_HINT_NOP26, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70653, 652, 7739},
    /*   1 : HINT_NOP26 rm32 [m:        o32 0f 1b /2                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1b) 202 : FL,UNDOC,P6 */
        {I_HINT_NOP26, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70659, 652, 7740},
    /*   2 : HINT_NOP26 rm64 [m:        o64 0f 1b /2                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1b) 202 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP26, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70665, 653, 7741},
};

static const struct itemplate instrux_HINT_NOP27[3] = {
    /*   0 : HINT_NOP27 rm16 [m:        o16 0f 1b /3                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1b) 203 : FL,UNDOC,P6 */
        {I_HINT_NOP27, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70671, 652, 7742},
    /*   1 : HINT_NOP27 rm32 [m:        o32 0f 1b /3                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1b) 203 : FL,UNDOC,P6 */
        {I_HINT_NOP27, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70677, 652, 7743},
    /*   2 : HINT_NOP27 rm64 [m:        o64 0f 1b /3                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1b) 203 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP27, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70683, 653, 7744},
};

static const struct itemplate instrux_HINT_NOP28[3] = {
    /*   0 : HINT_NOP28 rm16 [m:        o16 0f 1b /4                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1b) 204 : FL,UNDOC,P6 */
        {I_HINT_NOP28, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70689, 652, 7745},
    /*   1 : HINT_NOP28 rm32 [m:        o32 0f 1b /4                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1b) 204 : FL,UNDOC,P6 */
        {I_HINT_NOP28, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70695, 652, 7746},
    /*   2 : HINT_NOP28 rm64 [m:        o64 0f 1b /4                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1b) 204 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP28, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70701, 653, 7747},
};

static const struct itemplate instrux_HINT_NOP29[3] = {
    /*   0 : HINT_NOP29 rm16 [m:        o16 0f 1b /5                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1b) 205 : FL,UNDOC,P6 */
        {I_HINT_NOP29, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70707, 652, 7748},
    /*   1 : HINT_NOP29 rm32 [m:        o32 0f 1b /5                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1b) 205 : FL,UNDOC,P6 */
        {I_HINT_NOP29, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70713, 652, 7749},
    /*   2 : HINT_NOP29 rm64 [m:        o64 0f 1b /5                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1b) 205 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP29, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70719, 653, 7750},
};

static const struct itemplate instrux_HINT_NOP30[3] = {
    /*   0 : HINT_NOP30 rm16 [m:        o16 0f 1b /6                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1b) 206 : FL,UNDOC,P6 */
        {I_HINT_NOP30, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70725, 652, 7751},
    /*   1 : HINT_NOP30 rm32 [m:        o32 0f 1b /6                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1b) 206 : FL,UNDOC,P6 */
        {I_HINT_NOP30, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70731, 652, 7752},
    /*   2 : HINT_NOP30 rm64 [m:        o64 0f 1b /6                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1b) 206 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP30, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70737, 653, 7753},
};

static const struct itemplate instrux_HINT_NOP31[3] = {
    /*   0 : HINT_NOP31 rm16 [m:        o16 0f 1b /7                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1b) 207 : FL,UNDOC,P6 */
        {I_HINT_NOP31, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70743, 652, 7754},
    /*   1 : HINT_NOP31 rm32 [m:        o32 0f 1b /7                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1b) 207 : FL,UNDOC,P6 */
        {I_HINT_NOP31, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70749, 652, 7755},
    /*   2 : HINT_NOP31 rm64 [m:        o64 0f 1b /7                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1b) 207 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP31, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70755, 653, 7756},
};

static const struct itemplate instrux_HINT_NOP32[3] = {
    /*   0 : HINT_NOP32 rm16 [m:        o16 0f 1c /0                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1c) 200 : FL,UNDOC,P6 */
        {I_HINT_NOP32, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70761, 652, 7757},
    /*   1 : HINT_NOP32 rm32 [m:        o32 0f 1c /0                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1c) 200 : FL,UNDOC,P6 */
        {I_HINT_NOP32, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70767, 652, 7758},
    /*   2 : HINT_NOP32 rm64 [m:        o64 0f 1c /0                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1c) 200 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP32, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70773, 653, 7759},
};

static const struct itemplate instrux_HINT_NOP33[3] = {
    /*   0 : HINT_NOP33 rm16 [m:        o16 0f 1c /1                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1c) 201 : FL,UNDOC,P6 */
        {I_HINT_NOP33, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70779, 652, 7760},
    /*   1 : HINT_NOP33 rm32 [m:        o32 0f 1c /1                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1c) 201 : FL,UNDOC,P6 */
        {I_HINT_NOP33, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70785, 652, 7761},
    /*   2 : HINT_NOP33 rm64 [m:        o64 0f 1c /1                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1c) 201 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP33, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70791, 653, 7762},
};

static const struct itemplate instrux_HINT_NOP34[3] = {
    /*   0 : HINT_NOP34 rm16 [m:        o16 0f 1c /2                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1c) 202 : FL,UNDOC,P6 */
        {I_HINT_NOP34, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70797, 652, 7763},
    /*   1 : HINT_NOP34 rm32 [m:        o32 0f 1c /2                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1c) 202 : FL,UNDOC,P6 */
        {I_HINT_NOP34, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70803, 652, 7764},
    /*   2 : HINT_NOP34 rm64 [m:        o64 0f 1c /2                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1c) 202 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP34, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70809, 653, 7765},
};

static const struct itemplate instrux_HINT_NOP35[3] = {
    /*   0 : HINT_NOP35 rm16 [m:        o16 0f 1c /3                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1c) 203 : FL,UNDOC,P6 */
        {I_HINT_NOP35, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70815, 652, 7766},
    /*   1 : HINT_NOP35 rm32 [m:        o32 0f 1c /3                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1c) 203 : FL,UNDOC,P6 */
        {I_HINT_NOP35, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70821, 652, 7767},
    /*   2 : HINT_NOP35 rm64 [m:        o64 0f 1c /3                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1c) 203 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP35, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70827, 653, 7768},
};

static const struct itemplate instrux_HINT_NOP36[3] = {
    /*   0 : HINT_NOP36 rm16 [m:        o16 0f 1c /4                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1c) 204 : FL,UNDOC,P6 */
        {I_HINT_NOP36, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70833, 652, 7769},
    /*   1 : HINT_NOP36 rm32 [m:        o32 0f 1c /4                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1c) 204 : FL,UNDOC,P6 */
        {I_HINT_NOP36, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70839, 652, 7770},
    /*   2 : HINT_NOP36 rm64 [m:        o64 0f 1c /4                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1c) 204 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP36, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70845, 653, 7771},
};

static const struct itemplate instrux_HINT_NOP37[3] = {
    /*   0 : HINT_NOP37 rm16 [m:        o16 0f 1c /5                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1c) 205 : FL,UNDOC,P6 */
        {I_HINT_NOP37, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70851, 652, 7772},
    /*   1 : HINT_NOP37 rm32 [m:        o32 0f 1c /5                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1c) 205 : FL,UNDOC,P6 */
        {I_HINT_NOP37, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70857, 652, 7773},
    /*   2 : HINT_NOP37 rm64 [m:        o64 0f 1c /5                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1c) 205 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP37, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70863, 653, 7774},
};

static const struct itemplate instrux_HINT_NOP38[3] = {
    /*   0 : HINT_NOP38 rm16 [m:        o16 0f 1c /6                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1c) 206 : FL,UNDOC,P6 */
        {I_HINT_NOP38, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70869, 652, 7775},
    /*   1 : HINT_NOP38 rm32 [m:        o32 0f 1c /6                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1c) 206 : FL,UNDOC,P6 */
        {I_HINT_NOP38, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70875, 652, 7776},
    /*   2 : HINT_NOP38 rm64 [m:        o64 0f 1c /6                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1c) 206 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP38, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70881, 653, 7777},
};

static const struct itemplate instrux_HINT_NOP39[3] = {
    /*   0 : HINT_NOP39 rm16 [m:        o16 0f 1c /7                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1c) 207 : FL,UNDOC,P6 */
        {I_HINT_NOP39, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70887, 652, 7778},
    /*   1 : HINT_NOP39 rm32 [m:        o32 0f 1c /7                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1c) 207 : FL,UNDOC,P6 */
        {I_HINT_NOP39, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70893, 652, 7779},
    /*   2 : HINT_NOP39 rm64 [m:        o64 0f 1c /7                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1c) 207 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP39, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70899, 653, 7780},
};

static const struct itemplate instrux_HINT_NOP40[3] = {
    /*   0 : HINT_NOP40 rm16 [m:        o16 0f 1d /0                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1d) 200 : FL,UNDOC,P6 */
        {I_HINT_NOP40, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70905, 652, 7781},
    /*   1 : HINT_NOP40 rm32 [m:        o32 0f 1d /0                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1d) 200 : FL,UNDOC,P6 */
        {I_HINT_NOP40, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70911, 652, 7782},
    /*   2 : HINT_NOP40 rm64 [m:        o64 0f 1d /0                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1d) 200 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP40, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70917, 653, 7783},
};

static const struct itemplate instrux_HINT_NOP41[3] = {
    /*   0 : HINT_NOP41 rm16 [m:        o16 0f 1d /1                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1d) 201 : FL,UNDOC,P6 */
        {I_HINT_NOP41, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70923, 652, 7784},
    /*   1 : HINT_NOP41 rm32 [m:        o32 0f 1d /1                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1d) 201 : FL,UNDOC,P6 */
        {I_HINT_NOP41, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70929, 652, 7785},
    /*   2 : HINT_NOP41 rm64 [m:        o64 0f 1d /1                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1d) 201 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP41, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70935, 653, 7786},
};

static const struct itemplate instrux_HINT_NOP42[3] = {
    /*   0 : HINT_NOP42 rm16 [m:        o16 0f 1d /2                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1d) 202 : FL,UNDOC,P6 */
        {I_HINT_NOP42, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70941, 652, 7787},
    /*   1 : HINT_NOP42 rm32 [m:        o32 0f 1d /2                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1d) 202 : FL,UNDOC,P6 */
        {I_HINT_NOP42, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70947, 652, 7788},
    /*   2 : HINT_NOP42 rm64 [m:        o64 0f 1d /2                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1d) 202 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP42, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70953, 653, 7789},
};

static const struct itemplate instrux_HINT_NOP43[3] = {
    /*   0 : HINT_NOP43 rm16 [m:        o16 0f 1d /3                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1d) 203 : FL,UNDOC,P6 */
        {I_HINT_NOP43, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70959, 652, 7790},
    /*   1 : HINT_NOP43 rm32 [m:        o32 0f 1d /3                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1d) 203 : FL,UNDOC,P6 */
        {I_HINT_NOP43, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70965, 652, 7791},
    /*   2 : HINT_NOP43 rm64 [m:        o64 0f 1d /3                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1d) 203 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP43, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70971, 653, 7792},
};

static const struct itemplate instrux_HINT_NOP44[3] = {
    /*   0 : HINT_NOP44 rm16 [m:        o16 0f 1d /4                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1d) 204 : FL,UNDOC,P6 */
        {I_HINT_NOP44, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70977, 652, 7793},
    /*   1 : HINT_NOP44 rm32 [m:        o32 0f 1d /4                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1d) 204 : FL,UNDOC,P6 */
        {I_HINT_NOP44, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70983, 652, 7794},
    /*   2 : HINT_NOP44 rm64 [m:        o64 0f 1d /4                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1d) 204 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP44, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70989, 653, 7795},
};

static const struct itemplate instrux_HINT_NOP45[3] = {
    /*   0 : HINT_NOP45 rm16 [m:        o16 0f 1d /5                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1d) 205 : FL,UNDOC,P6 */
        {I_HINT_NOP45, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+70995, 652, 7796},
    /*   1 : HINT_NOP45 rm32 [m:        o32 0f 1d /5                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1d) 205 : FL,UNDOC,P6 */
        {I_HINT_NOP45, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71001, 652, 7797},
    /*   2 : HINT_NOP45 rm64 [m:        o64 0f 1d /5                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1d) 205 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP45, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71007, 653, 7798},
};

static const struct itemplate instrux_HINT_NOP46[3] = {
    /*   0 : HINT_NOP46 rm16 [m:        o16 0f 1d /6                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1d) 206 : FL,UNDOC,P6 */
        {I_HINT_NOP46, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71013, 652, 7799},
    /*   1 : HINT_NOP46 rm32 [m:        o32 0f 1d /6                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1d) 206 : FL,UNDOC,P6 */
        {I_HINT_NOP46, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71019, 652, 7800},
    /*   2 : HINT_NOP46 rm64 [m:        o64 0f 1d /6                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1d) 206 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP46, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71025, 653, 7801},
};

static const struct itemplate instrux_HINT_NOP47[3] = {
    /*   0 : HINT_NOP47 rm16 [m:        o16 0f 1d /7                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1d) 207 : FL,UNDOC,P6 */
        {I_HINT_NOP47, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71031, 652, 7802},
    /*   1 : HINT_NOP47 rm32 [m:        o32 0f 1d /7                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1d) 207 : FL,UNDOC,P6 */
        {I_HINT_NOP47, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71037, 652, 7803},
    /*   2 : HINT_NOP47 rm64 [m:        o64 0f 1d /7                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1d) 207 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP47, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71043, 653, 7804},
};

static const struct itemplate instrux_HINT_NOP48[3] = {
    /*   0 : HINT_NOP48 rm16 [m:        o16 0f 1e /0                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1e) 200 : FL,UNDOC,P6 */
        {I_HINT_NOP48, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71049, 652, 7805},
    /*   1 : HINT_NOP48 rm32 [m:        o32 0f 1e /0                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1e) 200 : FL,UNDOC,P6 */
        {I_HINT_NOP48, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71055, 652, 7806},
    /*   2 : HINT_NOP48 rm64 [m:        o64 0f 1e /0                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1e) 200 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP48, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71061, 653, 7807},
};

static const struct itemplate instrux_HINT_NOP49[3] = {
    /*   0 : HINT_NOP49 rm16 [m:        o16 0f 1e /1                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1e) 201 : FL,UNDOC,P6 */
        {I_HINT_NOP49, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71067, 652, 7808},
    /*   1 : HINT_NOP49 rm32 [m:        o32 0f 1e /1                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1e) 201 : FL,UNDOC,P6 */
        {I_HINT_NOP49, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71073, 652, 7809},
    /*   2 : HINT_NOP49 rm64 [m:        o64 0f 1e /1                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1e) 201 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP49, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71079, 653, 7810},
};

static const struct itemplate instrux_HINT_NOP50[3] = {
    /*   0 : HINT_NOP50 rm16 [m:        o16 0f 1e /2                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1e) 202 : FL,UNDOC,P6 */
        {I_HINT_NOP50, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71085, 652, 7811},
    /*   1 : HINT_NOP50 rm32 [m:        o32 0f 1e /2                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1e) 202 : FL,UNDOC,P6 */
        {I_HINT_NOP50, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71091, 652, 7812},
    /*   2 : HINT_NOP50 rm64 [m:        o64 0f 1e /2                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1e) 202 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP50, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71097, 653, 7813},
};

static const struct itemplate instrux_HINT_NOP51[3] = {
    /*   0 : HINT_NOP51 rm16 [m:        o16 0f 1e /3                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1e) 203 : FL,UNDOC,P6 */
        {I_HINT_NOP51, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71103, 652, 7814},
    /*   1 : HINT_NOP51 rm32 [m:        o32 0f 1e /3                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1e) 203 : FL,UNDOC,P6 */
        {I_HINT_NOP51, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71109, 652, 7815},
    /*   2 : HINT_NOP51 rm64 [m:        o64 0f 1e /3                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1e) 203 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP51, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71115, 653, 7816},
};

static const struct itemplate instrux_HINT_NOP52[3] = {
    /*   0 : HINT_NOP52 rm16 [m:        o16 0f 1e /4                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1e) 204 : FL,UNDOC,P6 */
        {I_HINT_NOP52, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71121, 652, 7817},
    /*   1 : HINT_NOP52 rm32 [m:        o32 0f 1e /4                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1e) 204 : FL,UNDOC,P6 */
        {I_HINT_NOP52, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71127, 652, 7818},
    /*   2 : HINT_NOP52 rm64 [m:        o64 0f 1e /4                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1e) 204 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP52, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71133, 653, 7819},
};

static const struct itemplate instrux_HINT_NOP53[3] = {
    /*   0 : HINT_NOP53 rm16 [m:        o16 0f 1e /5                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1e) 205 : FL,UNDOC,P6 */
        {I_HINT_NOP53, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71139, 652, 7820},
    /*   1 : HINT_NOP53 rm32 [m:        o32 0f 1e /5                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1e) 205 : FL,UNDOC,P6 */
        {I_HINT_NOP53, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71145, 652, 7821},
    /*   2 : HINT_NOP53 rm64 [m:        o64 0f 1e /5                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1e) 205 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP53, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71151, 653, 7822},
};

static const struct itemplate instrux_HINT_NOP54[3] = {
    /*   0 : HINT_NOP54 rm16 [m:        o16 0f 1e /6                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1e) 206 : FL,UNDOC,P6 */
        {I_HINT_NOP54, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71157, 652, 7823},
    /*   1 : HINT_NOP54 rm32 [m:        o32 0f 1e /6                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1e) 206 : FL,UNDOC,P6 */
        {I_HINT_NOP54, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71163, 652, 7824},
    /*   2 : HINT_NOP54 rm64 [m:        o64 0f 1e /6                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1e) 206 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP54, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71169, 653, 7825},
};

static const struct itemplate instrux_HINT_NOP55[3] = {
    /*   0 : HINT_NOP55 rm16 [m:        o16 0f 1e /7                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1e) 207 : FL,UNDOC,P6 */
        {I_HINT_NOP55, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71175, 652, 7826},
    /*   1 : HINT_NOP55 rm32 [m:        o32 0f 1e /7                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1e) 207 : FL,UNDOC,P6 */
        {I_HINT_NOP55, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71181, 652, 7827},
    /*   2 : HINT_NOP55 rm64 [m:        o64 0f 1e /7                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1e) 207 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP55, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71187, 653, 7828},
};

static const struct itemplate instrux_HINT_NOP56[3] = {
    /*   0 : HINT_NOP56 rm16 [m:        o16 0f 1f /0                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1f) 200 : FL,UNDOC,P6 */
        {I_HINT_NOP56, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66399, 652, 7829},
    /*   1 : HINT_NOP56 rm32 [m:        o32 0f 1f /0                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1f) 200 : FL,UNDOC,P6 */
        {I_HINT_NOP56, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66405, 652, 7830},
    /*   2 : HINT_NOP56 rm64 [m:        o64 0f 1f /0                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1f) 200 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP56, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+66411, 653, 7831},
};

static const struct itemplate instrux_HINT_NOP57[3] = {
    /*   0 : HINT_NOP57 rm16 [m:        o16 0f 1f /1                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1f) 201 : FL,UNDOC,P6 */
        {I_HINT_NOP57, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71193, 652, 7832},
    /*   1 : HINT_NOP57 rm32 [m:        o32 0f 1f /1                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1f) 201 : FL,UNDOC,P6 */
        {I_HINT_NOP57, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71199, 652, 7833},
    /*   2 : HINT_NOP57 rm64 [m:        o64 0f 1f /1                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1f) 201 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP57, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71205, 653, 7834},
};

static const struct itemplate instrux_HINT_NOP58[3] = {
    /*   0 : HINT_NOP58 rm16 [m:        o16 0f 1f /2                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1f) 202 : FL,UNDOC,P6 */
        {I_HINT_NOP58, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71211, 652, 7835},
    /*   1 : HINT_NOP58 rm32 [m:        o32 0f 1f /2                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1f) 202 : FL,UNDOC,P6 */
        {I_HINT_NOP58, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71217, 652, 7836},
    /*   2 : HINT_NOP58 rm64 [m:        o64 0f 1f /2                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1f) 202 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP58, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71223, 653, 7837},
};

static const struct itemplate instrux_HINT_NOP59[3] = {
    /*   0 : HINT_NOP59 rm16 [m:        o16 0f 1f /3                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1f) 203 : FL,UNDOC,P6 */
        {I_HINT_NOP59, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71229, 652, 7838},
    /*   1 : HINT_NOP59 rm32 [m:        o32 0f 1f /3                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1f) 203 : FL,UNDOC,P6 */
        {I_HINT_NOP59, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71235, 652, 7839},
    /*   2 : HINT_NOP59 rm64 [m:        o64 0f 1f /3                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1f) 203 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP59, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71241, 653, 7840},
};

static const struct itemplate instrux_HINT_NOP60[3] = {
    /*   0 : HINT_NOP60 rm16 [m:        o16 0f 1f /4                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1f) 204 : FL,UNDOC,P6 */
        {I_HINT_NOP60, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71247, 652, 7841},
    /*   1 : HINT_NOP60 rm32 [m:        o32 0f 1f /4                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1f) 204 : FL,UNDOC,P6 */
        {I_HINT_NOP60, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71253, 652, 7842},
    /*   2 : HINT_NOP60 rm64 [m:        o64 0f 1f /4                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1f) 204 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP60, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71259, 653, 7843},
};

static const struct itemplate instrux_HINT_NOP61[3] = {
    /*   0 : HINT_NOP61 rm16 [m:        o16 0f 1f /5                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1f) 205 : FL,UNDOC,P6 */
        {I_HINT_NOP61, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71265, 652, 7844},
    /*   1 : HINT_NOP61 rm32 [m:        o32 0f 1f /5                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1f) 205 : FL,UNDOC,P6 */
        {I_HINT_NOP61, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71271, 652, 7845},
    /*   2 : HINT_NOP61 rm64 [m:        o64 0f 1f /5                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1f) 205 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP61, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71277, 653, 7846},
};

static const struct itemplate instrux_HINT_NOP62[3] = {
    /*   0 : HINT_NOP62 rm16 [m:        o16 0f 1f /6                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1f) 206 : FL,UNDOC,P6 */
        {I_HINT_NOP62, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71283, 652, 7847},
    /*   1 : HINT_NOP62 rm32 [m:        o32 0f 1f /6                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1f) 206 : FL,UNDOC,P6 */
        {I_HINT_NOP62, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71289, 652, 7848},
    /*   2 : HINT_NOP62 rm64 [m:        o64 0f 1f /6                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1f) 206 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP62, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71295, 653, 7849},
};

static const struct itemplate instrux_HINT_NOP63[3] = {
    /*   0 : HINT_NOP63 rm16 [m:        o16 0f 1f /7                      ] ND,FL,UNDOC,P6 */
        /* 320 355 001(1f) 207 : FL,UNDOC,P6 */
        {I_HINT_NOP63, 1, {RM_GPR|BITS16,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71301, 652, 7850},
    /*   1 : HINT_NOP63 rm32 [m:        o32 0f 1f /7                      ] ND,FL,UNDOC,P6 */
        /* 321 355 001(1f) 207 : FL,UNDOC,P6 */
        {I_HINT_NOP63, 1, {RM_GPR|BITS32,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71307, 652, 7851},
    /*   2 : HINT_NOP63 rm64 [m:        o64 0f 1f /7                      ] ND,LONG,FL,PROT,UNDOC,X86_64 */
        /* 324 355 001(1f) 207 : LONG,FL,PROT,UNDOC,X86_64 */
        {I_HINT_NOP63, 1, {RM_GPR|BITS64,0,0,0,0}, NO_DECORATOR, nasm_bytecodes+71313, 653, 7852},
};

const struct itemplate_list nasm_instructions[2639] = {
    {   0, NULL /* DB */ },
    {   0, NULL /* DW */ },
    {   0, NULL /* DD */ },
    {   0, NULL /* DQ */ },
    {   0, NULL /* DT */ },
    {   0, NULL /* DO */ },
    {   0, NULL /* DY */ },
    {   0, NULL /* DZ */ },
    {   1, instrux_RESB },
    {   1, instrux_RESW },
    {   1, instrux_RESD },
    {   1, instrux_RESQ },
    {   1, instrux_REST },
    {   1, instrux_RESO },
    {   1, instrux_RESY },
    {   1, instrux_RESZ },
    {   0, NULL /* INCBIN */ },
    {   3, instrux_EQU },
    {   7, instrux_NOP },
    {   1, instrux_NOP2 },
    {  84, instrux_MOV },
    {  12, instrux_MOVABS },
    {   8, instrux_MOVRS },
    {   6, instrux_LEA },
    {  80, instrux_ADD },
    {  80, instrux_OR },
    {  64, instrux_ADC },
    {  64, instrux_SBB },
    {  80, instrux_AND },
    {  64, instrux_SUB },
    {  80, instrux_XOR },
    {  19, instrux_CMP },
    {  24, instrux_TEST },
    { 100, instrux_ROL },
    { 100, instrux_ROR },
    {  96, instrux_RCL },
    {  96, instrux_RCR },
    { 136, instrux_SHL },
    { 128, instrux_SAL },
    { 136, instrux_SHR },
    { 128, instrux_SAR },
    {   4, instrux_RORX },
    {   4, instrux_ROLX },
    {  32, instrux_SHLX },
    {  32, instrux_SALX },
    {  32, instrux_SARX },
    {  32, instrux_SHRX },
    {  18, instrux_INC },
    {  18, instrux_DEC },
    {  38, instrux_IMUL },
    {  42, instrux_MUL },
    {   8, instrux_MULX },
    {   8, instrux_IDIV },
    {   8, instrux_DIV },
    {  16, instrux_NEG },
    {  32, instrux_NOT },
    {   6, instrux_ADCX },
    {   6, instrux_ADOX },
    {  26, instrux_SHLD },
    {  26, instrux_SHRD },
    {   6, instrux_BT },
    {   6, instrux_BTC },
    {   6, instrux_BTR },
    {   6, instrux_BTS },
    {   3, instrux_BSF },
    {   3, instrux_BSR },
    {   2, instrux_IBTS },
    {   2, instrux_XBTS },
    {   6, instrux_LZCNT },
    {   6, instrux_TZCNT },
    {  24, instrux_ANDN },
    {  12, instrux_BEXTR },
    {   4, instrux_BLSMSK },
    {   4, instrux_BLSR },
    {   4, instrux_BLSI },
    {   8, instrux_BZHI },
    {   8, instrux_PDEP },
    {   8, instrux_PEXT },
    {   2, instrux_BLCI },
    {   2, instrux_BLCIC },
    {   2, instrux_BLSIC },
    {   2, instrux_BLCFILL },
    {   2, instrux_BLSFILL },
    {   2, instrux_BLCMSK },
    {   2, instrux_BLCS },
    {   2, instrux_TZMSK },
    {   2, instrux_T1MSKC },
    {   1, instrux_AAA },
    {   2, instrux_AAD },
    {   2, instrux_AAM },
    {   1, instrux_AAS },
    {   1, instrux_DAA },
    {   1, instrux_DAS },
    {   6, instrux_BSWAP },
    {  12, instrux_MOVBE },
    {   1, instrux_CBW },
    {   1, instrux_CDQ },
    {   1, instrux_CDQE },
    {   1, instrux_CQO },
    {   1, instrux_CWD },
    {   1, instrux_CWDE },
    {  12, instrux_MOVSX },
    {   4, instrux_MOVSXB },
    {   4, instrux_MOVSXW },
    {   4, instrux_MOVSXD },
    {   9, instrux_MOVZX },
    {   3, instrux_MOVZXB },
    {   3, instrux_MOVZXW },
    {   3, instrux_MOVZXD },
    {   4, instrux_CMPXCHG },
    {   1, instrux_CMPXCHG8B },
    {   1, instrux_CMPXCHG16B },
    {   4, instrux_XADD },
    {  15, instrux_XCHG },
    {   3, instrux_CMPXCHG486 },
    {   2, instrux_JMPABS },
    {  31, instrux_JMP },
    {  12, instrux_JA },
    {  12, instrux_JAE },
    {  12, instrux_JB },
    {  12, instrux_JBE },
    {  12, instrux_JC },
    {  12, instrux_JE },
    {  12, instrux_JG },
    {  12, instrux_JGE },
    {  12, instrux_JL },
    {  12, instrux_JLE },
    {  12, instrux_JNA },
    {  12, instrux_JNAE },
    {  12, instrux_JNB },
    {  12, instrux_JNBE },
    {  12, instrux_JNC },
    {  12, instrux_JNE },
    {  12, instrux_JNG },
    {  12, instrux_JNGE },
    {  12, instrux_JNL },
    {  12, instrux_JNLE },
    {  12, instrux_JNO },
    {  12, instrux_JNP },
    {  12, instrux_JNS },
    {  12, instrux_JNZ },
    {  12, instrux_JO },
    {  12, instrux_JP },
    {  12, instrux_JPE },
    {  12, instrux_JPO },
    {  12, instrux_JS },
    {  12, instrux_JZ },
    {   8, instrux_JCXZ },
    {   3, instrux_JECXZ },
    {   1, instrux_JRCXZ },
    {   9, instrux_LOOP },
    {   2, instrux_LOOPW },
    {   3, instrux_LOOPD },
    {   1, instrux_LOOPQ },
    {   9, instrux_LOOPE },
    {   2, instrux_LOOPEW },
    {   3, instrux_LOOPED },
    {   1, instrux_LOOPEQ },
    {   9, instrux_LOOPNE },
    {   2, instrux_LOOPNEW },
    {   3, instrux_LOOPNED },
    {   1, instrux_LOOPNEQ },
    {   9, instrux_LOOPZ },
    {   2, instrux_LOOPZW },
    {   3, instrux_LOOPZD },
    {   1, instrux_LOOPZQ },
    {   9, instrux_LOOPNZ },
    {   2, instrux_LOOPNZW },
    {   3, instrux_LOOPNZD },
    {   1, instrux_LOOPNZQ },
    {   9, instrux_JMPE },
    {  23, instrux_CALL },
    {   2, instrux_RET },
    {   2, instrux_RETW },
    {   2, instrux_RETD },
    {   2, instrux_RETQ },
    {   2, instrux_RETF },
    {   2, instrux_RETFW },
    {   2, instrux_RETFD },
    {   2, instrux_RETFQ },
    {   2, instrux_RETN },
    {   2, instrux_RETNW },
    {   2, instrux_RETND },
    {   2, instrux_RETNQ },
    {   1, instrux_INT },
    {   1, instrux_INT1 },
    {   1, instrux_INT01 },
    {   1, instrux_ICEBP },
    {   1, instrux_INT3 },
    {   1, instrux_INT03 },
    {   1, instrux_BRKPT },
    {   1, instrux_INTO },
    {   1, instrux_SYSCALL },
    {   1, instrux_SYSENTER },
    {   1, instrux_SYSEXIT },
    {   1, instrux_SYSRET },
    {   1, instrux_IRET },
    {   1, instrux_IRETW },
    {   1, instrux_IRETD },
    {   1, instrux_IRETQ },
    {   1, instrux_ERETS },
    {   1, instrux_ERETU },
    {   1, instrux_CLC },
    {   1, instrux_CLD },
    {   1, instrux_CLI },
    {   1, instrux_CLAC },
    {   1, instrux_STC },
    {   1, instrux_STD },
    {   1, instrux_STI },
    {   1, instrux_STAC },
    {   1, instrux_CMC },
    {   1, instrux_LAHF },
    {   1, instrux_SAHF },
    {   1, instrux_SALC },
    {   1, instrux_PUSHF },
    {   1, instrux_PUSHFW },
    {   1, instrux_PUSHFD },
    {   1, instrux_PUSHFQ },
    {   1, instrux_POPF },
    {   1, instrux_POPFW },
    {   1, instrux_POPFD },
    {   1, instrux_POPFQ },
    {   1, instrux_CMPSB },
    {   1, instrux_CMPSW },
    {   2, instrux_CMPSD },
    {   1, instrux_CMPSQ },
    {   1, instrux_LODSB },
    {   1, instrux_LODSW },
    {   1, instrux_LODSD },
    {   1, instrux_LODSQ },
    {   1, instrux_MOVSB },
    {   1, instrux_MOVSW },
    {   3, instrux_MOVSD },
    {   1, instrux_MOVSQ },
    {   1, instrux_STOSB },
    {   1, instrux_STOSW },
    {   1, instrux_STOSD },
    {   1, instrux_STOSQ },
    {   1, instrux_SCASB },
    {   1, instrux_SCASW },
    {   1, instrux_SCASD },
    {   1, instrux_SCASQ },
    {   1, instrux_INSB },
    {   1, instrux_INSW },
    {   1, instrux_INSD },
    {   1, instrux_OUTSB },
    {   1, instrux_OUTSW },
    {   1, instrux_OUTSD },
    {   2, instrux_LFENCE },
    {   2, instrux_MFENCE },
    {   2, instrux_SFENCE },
    {   1, instrux_SERIALIZE },
    {   1, instrux_CLFLUSH },
    {   1, instrux_CLFLUSHOPT },
    {   1, instrux_CLWB },
    {   1, instrux_PCOMMIT },
    {   4, instrux_CLZERO },
    {   1, instrux_INVD },
    {   1, instrux_WBINVD },
    {   1, instrux_WBNOINVD },
    {   3, instrux_INVPCID },
    {   1, instrux_INVLPG },
    {   4, instrux_INVLPGA },
    {   1, instrux_RDPMC },
    {   1, instrux_RDTSC },
    {   1, instrux_RDTSCP },
    {   3, instrux_RDRAND },
    {   3, instrux_RDSEED },
    {   3, instrux_RDPID },
    {   1, instrux_CLTS },
    {   1, instrux_CPUID },
    {   1, instrux_LMSW },
    {   5, instrux_SMSW },
    {   1, instrux_WRMSR },
    {   3, instrux_RDMSR },
    {   3, instrux_WRMSRNS },
    {   1, instrux_RDMSRLIST },
    {   1, instrux_WRMSRLIST },
    {   4, instrux_URDMSR },
    {   4, instrux_UWRMSR },
    {   6, instrux_UMOV },
    {   1, instrux_BB0_RESET },
    {   1, instrux_BB1_RESET },
    {   1, instrux_CPU_READ },
    {   1, instrux_CPU_WRITE },
    {   1, instrux_DMINT },
    {   1, instrux_RDM },
    {   1, instrux_SMINT },
    {   1, instrux_SMINTOLD },
    {   1, instrux_RSM },
    {   1, instrux_WRSHR },
    {   1, instrux_RDSHR },
    {   1, instrux_RSDC },
    {   1, instrux_RSLDT },
    {   1, instrux_RSTS },
    {   1, instrux_SVDC },
    {   1, instrux_SVLDT },
    {   1, instrux_SVTS },
    {   1, instrux_HLT },
    {   1, instrux_PAUSE },
    {   4, instrux_MONITOR },
    {   1, instrux_MONITORW },
    {   1, instrux_MONITORD },
    {   1, instrux_MONITORQ },
    {   2, instrux_MWAIT },
    {   7, instrux_MONITORX },
    {   2, instrux_MWAITX },
    {   2, instrux_TPAUSE },
    {   3, instrux_UMONITOR },
    {   2, instrux_UMWAIT },
    {   6, instrux_IN },
    {   6, instrux_OUT },
    {   2, instrux_LDS },
    {   2, instrux_LES },
    {   3, instrux_LFS },
    {   3, instrux_LGS },
    {   3, instrux_LSS },
    {  21, instrux_PUSH },
    {  14, instrux_POP },
    {   2, instrux_RDFSBASE },
    {   2, instrux_RDGSBASE },
    {   2, instrux_WRFSBASE },
    {   2, instrux_WRGSBASE },
    {   2, instrux_ARPL },
    {   3, instrux_LAR },
    {   3, instrux_LSL },
    {   1, instrux_VERR },
    {   1, instrux_VERW },
    {   1, instrux_SWAPGS },
    {   1, instrux_LKGS },
    {   3, instrux_LGDT },
    {   3, instrux_LIDT },
    {   4, instrux_LLDT },
    {   4, instrux_LTR },
    {   3, instrux_SGDT },
    {   3, instrux_SIDT },
    {   4, instrux_SLDT },
    {   4, instrux_STR },
    {   1, instrux_LOADALL },
    {   1, instrux_LOADALL286 },
    {   1, instrux_F2XM1 },
    {   1, instrux_FABS },
    {   7, instrux_FADD },
    {   3, instrux_FADDP },
    {   2, instrux_FBLD },
    {   2, instrux_FBSTP },
    {   1, instrux_FCHS },
    {   1, instrux_FCLEX },
    {   3, instrux_FCMOVB },
    {   3, instrux_FCMOVBE },
    {   3, instrux_FCMOVE },
    {   3, instrux_FCMOVNB },
    {   3, instrux_FCMOVNBE },
    {   3, instrux_FCMOVNE },
    {   3, instrux_FCMOVNU },
    {   3, instrux_FCMOVU },
    {   5, instrux_FCOM },
    {   3, instrux_FCOMI },
    {   3, instrux_FCOMIP },
    {   5, instrux_FCOMP },
    {   1, instrux_FCOMPP },
    {   1, instrux_FCOS },
    {   1, instrux_FDECSTP },
    {   1, instrux_FDISI },
    {   7, instrux_FDIV },
    {   3, instrux_FDIVP },
    {   7, instrux_FDIVR },
    {   3, instrux_FDIVRP },
    {   1, instrux_FEMMS },
    {   1, instrux_FENI },
    {   2, instrux_FFREE },
    {   2, instrux_FFREEP },
    {   2, instrux_FIADD },
    {   2, instrux_FICOM },
    {   2, instrux_FICOMP },
    {   2, instrux_FIDIV },
    {   2, instrux_FIDIVR },
    {   3, instrux_FILD },
    {   2, instrux_FIMUL },
    {   1, instrux_FINCSTP },
    {   1, instrux_FINIT },
    {   2, instrux_FIST },
    {   3, instrux_FISTP },
    {   3, instrux_FISTTP },
    {   2, instrux_FISUB },
    {   2, instrux_FISUBR },
    {   5, instrux_FLD },
    {   1, instrux_FLD1 },
    {   1, instrux_FLDCW },
    {   1, instrux_FLDENV },
    {   1, instrux_FLDL2E },
    {   1, instrux_FLDL2T },
    {   1, instrux_FLDLG2 },
    {   1, instrux_FLDLN2 },
    {   1, instrux_FLDPI },
    {   1, instrux_FLDZ },
    {   7, instrux_FMUL },
    {   3, instrux_FMULP },
    {   1, instrux_FNCLEX },
    {   1, instrux_FNDISI },
    {   1, instrux_FNENI },
    {   1, instrux_FNINIT },
    {   1, instrux_FNOP },
    {   1, instrux_FNSAVE },
    {   1, instrux_FNSTCW },
    {   1, instrux_FNSTENV },
    {   2, instrux_FNSTSW },
    {   1, instrux_FPATAN },
    {   1, instrux_FPREM },
    {   1, instrux_FPREM1 },
    {   1, instrux_FPTAN },
    {   1, instrux_FRNDINT },
    {   1, instrux_FRSTOR },
    {   1, instrux_FSAVE },
    {   1, instrux_FSCALE },
    {   1, instrux_FSETPM },
    {   1, instrux_FSIN },
    {   1, instrux_FSINCOS },
    {   1, instrux_FSQRT },
    {   4, instrux_FST },
    {   1, instrux_FSTCW },
    {   1, instrux_FSTENV },
    {   5, instrux_FSTP },
    {   2, instrux_FSTSW },
    {   7, instrux_FSUB },
    {   3, instrux_FSUBP },
    {   7, instrux_FSUBR },
    {   3, instrux_FSUBRP },
    {   1, instrux_FTST },
    {   3, instrux_FUCOM },
    {   3, instrux_FUCOMI },
    {   3, instrux_FUCOMIP },
    {   3, instrux_FUCOMP },
    {   1, instrux_FUCOMPP },
    {   1, instrux_FXAM },
    {   4, instrux_FXCH },
    {   1, instrux_FXTRACT },
    {   1, instrux_FYL2X },
    {   1, instrux_FYL2XP1 },
    {   1, instrux_EMMS },
    {  16, instrux_MOVD },
    {  18, instrux_MOVQ },
    {   2, instrux_PACKSSDW },
    {   2, instrux_PACKSSWB },
    {   2, instrux_PACKUSWB },
    {   2, instrux_PADDB },
    {   2, instrux_PADDD },
    {   2, instrux_PADDSB },
    {   1, instrux_PADDSIW },
    {   2, instrux_PADDSW },
    {   2, instrux_PADDUSB },
    {   2, instrux_PADDUSW },
    {   2, instrux_PADDW },
    {   2, instrux_PAND },
    {   2, instrux_PANDN },
    {   1, instrux_PAVEB },
    {   1, instrux_PAVGUSB },
    {   2, instrux_PCMPEQB },
    {   2, instrux_PCMPEQD },
    {   2, instrux_PCMPEQW },
    {   2, instrux_PCMPGTB },
    {   2, instrux_PCMPGTD },
    {   2, instrux_PCMPGTW },
    {   1, instrux_PDISTIB },
    {   1, instrux_PF2ID },
    {   1, instrux_PFACC },
    {   1, instrux_PFADD },
    {   1, instrux_PFCMPEQ },
    {   1, instrux_PFCMPGE },
    {   1, instrux_PFCMPGT },
    {   1, instrux_PFMAX },
    {   1, instrux_PFMIN },
    {   1, instrux_PFMUL },
    {   1, instrux_PFRCP },
    {   1, instrux_PFRCPIT1 },
    {   1, instrux_PFRCPIT2 },
    {   1, instrux_PFRSQIT1 },
    {   1, instrux_PFRSQRT },
    {   1, instrux_PFSUB },
    {   1, instrux_PFSUBR },
    {   1, instrux_PI2FD },
    {   1, instrux_PMACHRIW },
    {   2, instrux_PMADDWD },
    {   1, instrux_PMAGW },
    {   1, instrux_PMULHRIW },
    {   1, instrux_PMULHRWA },
    {   1, instrux_PMULHRWC },
    {   2, instrux_PMULHW },
    {   2, instrux_PMULLW },
    {   1, instrux_PMVGEZB },
    {   1, instrux_PMVLZB },
    {   1, instrux_PMVNZB },
    {   1, instrux_PMVZB },
    {   2, instrux_POR },
    {   1, instrux_PREFETCH },
    {   1, instrux_PREFETCHW },
    {   4, instrux_PSLLD },
    {   4, instrux_PSLLQ },
    {   4, instrux_PSLLW },
    {   4, instrux_PSRAD },
    {   4, instrux_PSRAW },
    {   4, instrux_PSRLD },
    {   4, instrux_PSRLQ },
    {   4, instrux_PSRLW },
    {   2, instrux_PSUBB },
    {   2, instrux_PSUBD },
    {   2, instrux_PSUBSB },
    {   1, instrux_PSUBSIW },
    {   2, instrux_PSUBSW },
    {   2, instrux_PSUBUSB },
    {   2, instrux_PSUBUSW },
    {   2, instrux_PSUBW },
    {   2, instrux_PUNPCKHBW },
    {   2, instrux_PUNPCKHDQ },
    {   2, instrux_PUNPCKHWD },
    {   2, instrux_PUNPCKLBW },
    {   2, instrux_PUNPCKLDQ },
    {   2, instrux_PUNPCKLWD },
    {   1, instrux_PUSHA },
    {   1, instrux_PUSHAW },
    {   1, instrux_PUSHAD },
    {   1, instrux_POPA },
    {   1, instrux_POPAW },
    {   1, instrux_POPAD },
    {   2, instrux_ENTER },
    {   2, instrux_ENTERW },
    {   2, instrux_ENTERD },
    {   2, instrux_ENTERQ },
    {   1, instrux_LEAVE },
    {   1, instrux_LEAVEW },
    {   1, instrux_LEAVED },
    {   1, instrux_LEAVEQ },
    {   2, instrux_BOUND },
    {   3, instrux_PUSHP },
    {   3, instrux_POPP },
    {   2, instrux_PUSH2 },
    {   2, instrux_PUSH2P },
    {   2, instrux_POP2 },
    {   2, instrux_POP2P },
    {   2, instrux_PXOR },
    {   1, instrux_SKINIT },
    {   4, instrux_UD0 },
    {   4, instrux_UD1 },
    {   4, instrux_UD2B },
    {   4, instrux_UD2 },
    {   4, instrux_UD2A },
    {   1, instrux_UDB },
    {   1, instrux_FWAIT },
    {   1, instrux_XLATB },
    {   1, instrux_XLAT },
    {  15, instrux_CCMP },
    {  15, instrux_CCMPA },
    {  15, instrux_CCMPAE },
    {  15, instrux_CCMPB },
    {  15, instrux_CCMPBE },
    {  15, instrux_CCMPC },
    {  15, instrux_CCMPE },
    {  15, instrux_CCMPF },
    {  15, instrux_CCMPG },
    {  15, instrux_CCMPGE },
    {  15, instrux_CCMPL },
    {  15, instrux_CCMPLE },
    {  15, instrux_CCMPNA },
    {  15, instrux_CCMPNAE },
    {  15, instrux_CCMPNB },
    {  15, instrux_CCMPNBE },
    {  15, instrux_CCMPNC },
    {  15, instrux_CCMPNE },
    {  15, instrux_CCMPNG },
    {  15, instrux_CCMPNGE },
    {  15, instrux_CCMPNL },
    {  15, instrux_CCMPNLE },
    {  15, instrux_CCMPNO },
    {  15, instrux_CCMPNS },
    {  15, instrux_CCMPNZ },
    {  15, instrux_CCMPO },
    {  15, instrux_CCMPS },
    {  15, instrux_CCMPT },
    {  15, instrux_CCMPZ },
    {  12, instrux_CTEST },
    {  12, instrux_CTESTA },
    {  12, instrux_CTESTAE },
    {  12, instrux_CTESTB },
    {  12, instrux_CTESTBE },
    {  12, instrux_CTESTC },
    {  12, instrux_CTESTE },
    {  12, instrux_CTESTF },
    {  12, instrux_CTESTG },
    {  12, instrux_CTESTGE },
    {  12, instrux_CTESTL },
    {  12, instrux_CTESTLE },
    {  12, instrux_CTESTNA },
    {  12, instrux_CTESTNAE },
    {  12, instrux_CTESTNB },
    {  12, instrux_CTESTNBE },
    {  12, instrux_CTESTNC },
    {  12, instrux_CTESTNE },
    {  12, instrux_CTESTNG },
    {  12, instrux_CTESTNGE },
    {  12, instrux_CTESTNL },
    {  12, instrux_CTESTNLE },
    {  12, instrux_CTESTNO },
    {  12, instrux_CTESTNS },
    {  12, instrux_CTESTNZ },
    {  12, instrux_CTESTO },
    {  12, instrux_CTESTS },
    {  12, instrux_CTESTT },
    {  12, instrux_CTESTZ },
    {   6, instrux_CMOVA },
    {   6, instrux_CMOVAE },
    {   6, instrux_CMOVB },
    {   6, instrux_CMOVBE },
    {   6, instrux_CMOVC },
    {   6, instrux_CMOVE },
    {   6, instrux_CMOVG },
    {   6, instrux_CMOVGE },
    {   6, instrux_CMOVL },
    {   6, instrux_CMOVLE },
    {   6, instrux_CMOVNA },
    {   6, instrux_CMOVNAE },
    {   6, instrux_CMOVNB },
    {   6, instrux_CMOVNBE },
    {   6, instrux_CMOVNC },
    {   6, instrux_CMOVNE },
    {   6, instrux_CMOVNG },
    {   6, instrux_CMOVNGE },
    {   6, instrux_CMOVNL },
    {   6, instrux_CMOVNLE },
    {   6, instrux_CMOVNO },
    {   6, instrux_CMOVNP },
    {   6, instrux_CMOVNS },
    {   6, instrux_CMOVNZ },
    {   6, instrux_CMOVO },
    {   6, instrux_CMOVP },
    {   6, instrux_CMOVPE },
    {   6, instrux_CMOVPO },
    {   6, instrux_CMOVS },
    {   6, instrux_CMOVZ },
    {  15, instrux_CFCMOVA },
    {  15, instrux_CFCMOVAE },
    {  15, instrux_CFCMOVB },
    {  15, instrux_CFCMOVBE },
    {  15, instrux_CFCMOVC },
    {  15, instrux_CFCMOVE },
    {  15, instrux_CFCMOVG },
    {  15, instrux_CFCMOVGE },
    {  15, instrux_CFCMOVL },
    {  15, instrux_CFCMOVLE },
    {  15, instrux_CFCMOVNA },
    {  15, instrux_CFCMOVNAE },
    {  15, instrux_CFCMOVNB },
    {  15, instrux_CFCMOVNBE },
    {  15, instrux_CFCMOVNC },
    {  15, instrux_CFCMOVNE },
    {  15, instrux_CFCMOVNG },
    {  15, instrux_CFCMOVNGE },
    {  15, instrux_CFCMOVNL },
    {  15, instrux_CFCMOVNLE },
    {  15, instrux_CFCMOVNO },
    {  15, instrux_CFCMOVNP },
    {  15, instrux_CFCMOVNS },
    {  15, instrux_CFCMOVNZ },
    {  15, instrux_CFCMOVO },
    {  15, instrux_CFCMOVP },
    {  15, instrux_CFCMOVPE },
    {  15, instrux_CFCMOVPO },
    {  15, instrux_CFCMOVS },
    {  15, instrux_CFCMOVZ },
    {   4, instrux_SETA },
    {   4, instrux_SETAE },
    {   4, instrux_SETB },
    {   4, instrux_SETBE },
    {   4, instrux_SETC },
    {   4, instrux_SETE },
    {   4, instrux_SETG },
    {   4, instrux_SETGE },
    {   4, instrux_SETL },
    {   4, instrux_SETLE },
    {   4, instrux_SETNA },
    {   4, instrux_SETNAE },
    {   4, instrux_SETNB },
    {   4, instrux_SETNBE },
    {   4, instrux_SETNC },
    {   4, instrux_SETNE },
    {   4, instrux_SETNG },
    {   4, instrux_SETNGE },
    {   4, instrux_SETNL },
    {   4, instrux_SETNLE },
    {   4, instrux_SETNO },
    {   4, instrux_SETNP },
    {   4, instrux_SETNS },
    {   4, instrux_SETNZ },
    {   4, instrux_SETO },
    {   4, instrux_SETP },
    {   4, instrux_SETPE },
    {   4, instrux_SETPO },
    {   4, instrux_SETS },
    {   4, instrux_SETZ },
    {   3, instrux_SETAZU },
    {   3, instrux_SETAEZU },
    {   3, instrux_SETBZU },
    {   3, instrux_SETBEZU },
    {   3, instrux_SETCZU },
    {   3, instrux_SETEZU },
    {   3, instrux_SETGZU },
    {   3, instrux_SETGEZU },
    {   3, instrux_SETLZU },
    {   3, instrux_SETLEZU },
    {   3, instrux_SETNAZU },
    {   3, instrux_SETNAEZU },
    {   3, instrux_SETNBZU },
    {   3, instrux_SETNBEZU },
    {   3, instrux_SETNCZU },
    {   3, instrux_SETNEZU },
    {   3, instrux_SETNGZU },
    {   3, instrux_SETNGEZU },
    {   3, instrux_SETNLZU },
    {   3, instrux_SETNLEZU },
    {   3, instrux_SETNOZU },
    {   3, instrux_SETNPZU },
    {   3, instrux_SETNSZU },
    {   3, instrux_SETNZZU },
    {   3, instrux_SETOZU },
    {   3, instrux_SETPZU },
    {   3, instrux_SETPEZU },
    {   3, instrux_SETPOZU },
    {   3, instrux_SETSZU },
    {   3, instrux_SETZZU },
    {   4, instrux_CMPAXADD },
    {   4, instrux_CMPAEXADD },
    {   4, instrux_CMPBXADD },
    {   4, instrux_CMPBEXADD },
    {   4, instrux_CMPCXADD },
    {   4, instrux_CMPEXADD },
    {   4, instrux_CMPGXADD },
    {   4, instrux_CMPGEXADD },
    {   4, instrux_CMPLXADD },
    {   4, instrux_CMPLEXADD },
    {   4, instrux_CMPNAXADD },
    {   4, instrux_CMPNAEXADD },
    {   4, instrux_CMPNBXADD },
    {   4, instrux_CMPNBEXADD },
    {   4, instrux_CMPNCXADD },
    {   4, instrux_CMPNEXADD },
    {   4, instrux_CMPNGXADD },
    {   4, instrux_CMPNGEXADD },
    {   4, instrux_CMPNLXADD },
    {   4, instrux_CMPNLEXADD },
    {   4, instrux_CMPNOXADD },
    {   4, instrux_CMPNPXADD },
    {   4, instrux_CMPNSXADD },
    {   4, instrux_CMPNZXADD },
    {   4, instrux_CMPOXADD },
    {   4, instrux_CMPPXADD },
    {   4, instrux_CMPPEXADD },
    {   4, instrux_CMPPOXADD },
    {   4, instrux_CMPSXADD },
    {   4, instrux_CMPZXADD },
    {   1, instrux_ADDPS },
    {   1, instrux_ADDSS },
    {   1, instrux_ANDNPS },
    {   1, instrux_ANDPS },
    {   1, instrux_CMPEQPS },
    {   1, instrux_CMPEQSS },
    {   1, instrux_CMPLEPS },
    {   1, instrux_CMPLESS },
    {   1, instrux_CMPLTPS },
    {   1, instrux_CMPLTSS },
    {   1, instrux_CMPNEQPS },
    {   1, instrux_CMPNEQSS },
    {   1, instrux_CMPNLEPS },
    {   1, instrux_CMPNLESS },
    {   1, instrux_CMPNLTPS },
    {   1, instrux_CMPNLTSS },
    {   1, instrux_CMPORDPS },
    {   1, instrux_CMPORDSS },
    {   1, instrux_CMPUNORDPS },
    {   1, instrux_CMPUNORDSS },
    {   1, instrux_CMPPS },
    {   1, instrux_CMPSS },
    {   1, instrux_COMISS },
    {   1, instrux_CVTPI2PS },
    {   1, instrux_CVTPS2PI },
    {   2, instrux_CVTSI2SS },
    {   2, instrux_CVTSS2SI },
    {   1, instrux_CVTTPS2PI },
    {   2, instrux_CVTTSS2SI },
    {   1, instrux_DIVPS },
    {   1, instrux_DIVSS },
    {   1, instrux_LDMXCSR },
    {   1, instrux_MAXPS },
    {   1, instrux_MAXSS },
    {   1, instrux_MINPS },
    {   1, instrux_MINSS },
    {   2, instrux_MOVAPS },
    {   2, instrux_MOVHPS },
    {   1, instrux_MOVLHPS },
    {   2, instrux_MOVLPS },
    {   1, instrux_MOVHLPS },
    {   2, instrux_MOVMSKPS },
    {   1, instrux_MOVNTPS },
    {   2, instrux_MOVSS },
    {   2, instrux_MOVUPS },
    {   1, instrux_MULPS },
    {   1, instrux_MULSS },
    {   1, instrux_ORPS },
    {   1, instrux_RCPPS },
    {   1, instrux_RCPSS },
    {   1, instrux_RSQRTPS },
    {   1, instrux_RSQRTSS },
    {   1, instrux_SHUFPS },
    {   1, instrux_SQRTPS },
    {   1, instrux_SQRTSS },
    {   1, instrux_STMXCSR },
    {   1, instrux_SUBPS },
    {   1, instrux_SUBSS },
    {   1, instrux_UCOMISS },
    {   1, instrux_UNPCKHPS },
    {   1, instrux_UNPCKLPS },
    {   1, instrux_XORPS },
    {   1, instrux_FXRSTOR },
    {   1, instrux_FXRSTOR64 },
    {   1, instrux_FXSAVE },
    {   1, instrux_FXSAVE64 },
    {   1, instrux_XGETBV },
    {   1, instrux_XSETBV },
    {   1, instrux_XSAVE },
    {   1, instrux_XSAVE64 },
    {   1, instrux_XSAVEC },
    {   1, instrux_XSAVEC64 },
    {   1, instrux_XSAVEOPT },
    {   1, instrux_XSAVEOPT64 },
    {   1, instrux_XSAVES },
    {   1, instrux_XSAVES64 },
    {   1, instrux_XRSTOR },
    {   1, instrux_XRSTOR64 },
    {   1, instrux_XRSTORS },
    {   1, instrux_XRSTORS64 },
    {   1, instrux_PREFETCHNTA },
    {   1, instrux_PREFETCHT0 },
    {   1, instrux_PREFETCHT1 },
    {   1, instrux_PREFETCHT2 },
    {   1, instrux_PREFETCHIT0 },
    {   1, instrux_PREFETCHIT1 },
    {   1, instrux_MASKMOVQ },
    {   1, instrux_MOVNTQ },
    {   2, instrux_PAVGB },
    {   2, instrux_PAVGW },
    {   6, instrux_PEXTRW },
    {   8, instrux_PINSRW },
    {   2, instrux_PMAXSW },
    {   2, instrux_PMAXUB },
    {   2, instrux_PMINSW },
    {   2, instrux_PMINUB },
    {   2, instrux_PMOVMSKB },
    {   2, instrux_PMULHUW },
    {   2, instrux_PSADBW },
    {   1, instrux_PSHUFW },
    {   1, instrux_PF2IW },
    {   1, instrux_PFNACC },
    {   1, instrux_PFPNACC },
    {   1, instrux_PI2FW },
    {   1, instrux_PSWAPD },
    {   1, instrux_MASKMOVDQU },
    {   1, instrux_MOVNTDQ },
    {   2, instrux_MOVNTI },
    {   1, instrux_MOVNTPD },
    {   2, instrux_MOVDQA },
    {   2, instrux_MOVDQU },
    {   1, instrux_MOVDQ2Q },
    {   1, instrux_MOVQ2DQ },
    {   2, instrux_PADDQ },
    {   2, instrux_PMULUDQ },
    {   2, instrux_PSHUFD },
    {   2, instrux_PSHUFHW },
    {   2, instrux_PSHUFLW },
    {   1, instrux_PSLLDQ },
    {   1, instrux_PSRLDQ },
    {   2, instrux_PSUBQ },
    {   1, instrux_PUNPCKHQDQ },
    {   1, instrux_PUNPCKLQDQ },
    {   1, instrux_ADDPD },
    {   1, instrux_ADDSD },
    {   1, instrux_ANDNPD },
    {   1, instrux_ANDPD },
    {   1, instrux_CMPEQPD },
    {   1, instrux_CMPEQSD },
    {   1, instrux_CMPLEPD },
    {   1, instrux_CMPLESD },
    {   1, instrux_CMPLTPD },
    {   1, instrux_CMPLTSD },
    {   1, instrux_CMPNEQPD },
    {   1, instrux_CMPNEQSD },
    {   1, instrux_CMPNLEPD },
    {   1, instrux_CMPNLESD },
    {   1, instrux_CMPNLTPD },
    {   1, instrux_CMPNLTSD },
    {   1, instrux_CMPORDPD },
    {   1, instrux_CMPORDSD },
    {   1, instrux_CMPUNORDPD },
    {   1, instrux_CMPUNORDSD },
    {   1, instrux_CMPPD },
    {   1, instrux_COMISD },
    {   1, instrux_CVTDQ2PD },
    {   1, instrux_CVTDQ2PS },
    {   1, instrux_CVTPD2DQ },
    {   1, instrux_CVTPD2PI },
    {   1, instrux_CVTPD2PS },
    {   1, instrux_CVTPI2PD },
    {   1, instrux_CVTPS2DQ },
    {   1, instrux_CVTPS2PD },
    {   2, instrux_CVTSD2SI },
    {   1, instrux_CVTSD2SS },
    {   2, instrux_CVTSI2SD },
    {   1, instrux_CVTSS2SD },
    {   1, instrux_CVTTPD2PI },
    {   1, instrux_CVTTPD2DQ },
    {   1, instrux_CVTTPS2DQ },
    {   2, instrux_CVTTSD2SI },
    {   1, instrux_DIVPD },
    {   1, instrux_DIVSD },
    {   1, instrux_MAXPD },
    {   1, instrux_MAXSD },
    {   1, instrux_MINPD },
    {   1, instrux_MINSD },
    {   2, instrux_MOVAPD },
    {   2, instrux_MOVHPD },
    {   2, instrux_MOVLPD },
    {   2, instrux_MOVMSKPD },
    {   2, instrux_MOVUPD },
    {   1, instrux_MULPD },
    {   1, instrux_MULSD },
    {   1, instrux_ORPD },
    {   1, instrux_SHUFPD },
    {   1, instrux_SQRTPD },
    {   1, instrux_SQRTSD },
    {   1, instrux_SUBPD },
    {   1, instrux_SUBSD },
    {   1, instrux_UCOMISD },
    {   1, instrux_UNPCKHPD },
    {   1, instrux_UNPCKLPD },
    {   1, instrux_XORPD },
    {   1, instrux_ADDSUBPD },
    {   1, instrux_ADDSUBPS },
    {   1, instrux_HADDPD },
    {   1, instrux_HADDPS },
    {   1, instrux_HSUBPD },
    {   1, instrux_HSUBPS },
    {   1, instrux_LDDQU },
    {   1, instrux_MOVDDUP },
    {   1, instrux_MOVSHDUP },
    {   1, instrux_MOVSLDUP },
    {   1, instrux_CLGI },
    {   1, instrux_STGI },
    {   1, instrux_VMCALL },
    {   1, instrux_VMCLEAR },
    {   1, instrux_VMFUNC },
    {   1, instrux_VMLAUNCH },
    {   1, instrux_VMLOAD },
    {   1, instrux_VMMCALL },
    {   1, instrux_VMPTRLD },
    {   1, instrux_VMPTRST },
    {   2, instrux_VMREAD },
    {   1, instrux_VMRESUME },
    {   1, instrux_VMRUN },
    {   1, instrux_VMSAVE },
    {   2, instrux_VMWRITE },
    {   1, instrux_VMXOFF },
    {   1, instrux_VMXON },
    {   3, instrux_INVEPT },
    {   3, instrux_INVVPID },
    {   1, instrux_PVALIDATE },
    {   1, instrux_RMPADJUST },
    {   2, instrux_VMGEXIT },
    {   2, instrux_PABSB },
    {   2, instrux_PABSW },
    {   2, instrux_PABSD },
    {   2, instrux_PALIGNR },
    {   2, instrux_PHADDW },
    {   2, instrux_PHADDD },
    {   2, instrux_PHADDSW },
    {   2, instrux_PHSUBW },
    {   2, instrux_PHSUBD },
    {   2, instrux_PHSUBSW },
    {   2, instrux_PMADDUBSW },
    {   2, instrux_PMULHRSW },
    {   2, instrux_PSHUFB },
    {   2, instrux_PSIGNB },
    {   2, instrux_PSIGNW },
    {   2, instrux_PSIGND },
    {   2, instrux_EXTRQ },
    {   2, instrux_INSERTQ },
    {   1, instrux_MOVNTSD },
    {   1, instrux_MOVNTSS },
    {   1, instrux_BLENDPD },
    {   1, instrux_BLENDPS },
    {   2, instrux_BLENDVPD },
    {   2, instrux_BLENDVPS },
    {   1, instrux_DPPD },
    {   1, instrux_DPPS },
    {   2, instrux_EXTRACTPS },
    {   1, instrux_INSERTPS },
    {   1, instrux_MOVNTDQA },
    {   1, instrux_MPSADBW },
    {   1, instrux_PACKUSDW },
    {   2, instrux_PBLENDVB },
    {   1, instrux_PBLENDW },
    {   1, instrux_PCMPEQQ },
    {   3, instrux_PEXTRB },
    {   1, instrux_PEXTRD },
    {   1, instrux_PEXTRQ },
    {   1, instrux_PHMINPOSUW },
    {   3, instrux_PINSRB },
    {   1, instrux_PINSRD },
    {   1, instrux_PINSRQ },
    {   1, instrux_PMAXSB },
    {   1, instrux_PMAXSD },
    {   1, instrux_PMAXUD },
    {   1, instrux_PMAXUW },
    {   1, instrux_PMINSB },
    {   1, instrux_PMINSD },
    {   1, instrux_PMINUD },
    {   1, instrux_PMINUW },
    {   1, instrux_PMOVSXBW },
    {   1, instrux_PMOVSXBD },
    {   1, instrux_PMOVSXBQ },
    {   1, instrux_PMOVSXWD },
    {   1, instrux_PMOVSXWQ },
    {   1, instrux_PMOVSXDQ },
    {   1, instrux_PMOVZXBW },
    {   1, instrux_PMOVZXBD },
    {   1, instrux_PMOVZXBQ },
    {   1, instrux_PMOVZXWD },
    {   1, instrux_PMOVZXWQ },
    {   1, instrux_PMOVZXDQ },
    {   1, instrux_PMULDQ },
    {   1, instrux_PMULLD },
    {   1, instrux_PTEST },
    {   1, instrux_ROUNDPD },
    {   1, instrux_ROUNDPS },
    {   1, instrux_ROUNDSD },
    {   1, instrux_ROUNDSS },
    {  18, instrux_CRC32 },
    {   1, instrux_PCMPESTRI },
    {   1, instrux_PCMPESTRM },
    {   1, instrux_PCMPISTRI },
    {   1, instrux_PCMPISTRM },
    {   1, instrux_PCMPGTQ },
    {   6, instrux_POPCNT },
    {   1, instrux_GETSEC },
    {   1, instrux_PFRCPV },
    {   1, instrux_PFRSQRTV },
    {   1, instrux_AESENC },
    {   1, instrux_AESENCLAST },
    {   1, instrux_AESDEC },
    {   1, instrux_AESDECLAST },
    {   1, instrux_AESIMC },
    {   1, instrux_AESKEYGENASSIST },
    {  10, instrux_VAESENC },
    {  10, instrux_VAESENCLAST },
    {  10, instrux_VAESDEC },
    {  10, instrux_VAESDECLAST },
    {   1, instrux_VAESIMC },
    {   1, instrux_VAESKEYGENASSIST },
    {   1, instrux_AESDEC128KL },
    {   1, instrux_AESDEC256KL },
    {   1, instrux_AESENC128KL },
    {   1, instrux_AESENC256KL },
    {   1, instrux_ENCODEKEY128 },
    {   1, instrux_ENCODEKEY256 },
    {   1, instrux_LOADIWKEY },
    {   1, instrux_AESDECWIDE128KL },
    {   1, instrux_AESDECWIDE256KL },
    {   1, instrux_AESENCWIDE128KL },
    {   1, instrux_AESENCWIDE256KL },
    {  10, instrux_VADDPD },
    {  10, instrux_VADDPS },
    {   4, instrux_VADDSD },
    {   4, instrux_VADDSS },
    {   4, instrux_VADDSUBPD },
    {   4, instrux_VADDSUBPS },
    {  10, instrux_VANDPD },
    {  10, instrux_VANDPS },
    {  10, instrux_VANDNPD },
    {  10, instrux_VANDNPS },
    {   4, instrux_VBLENDPD },
    {   4, instrux_VBLENDPS },
    {   4, instrux_VBLENDVPD },
    {   4, instrux_VBLENDVPS },
    {  10, instrux_VBROADCASTSS },
    {   6, instrux_VBROADCASTSD },
    {   1, instrux_VBROADCASTF128 },
    {  11, instrux_VCMPEQ_OSPD },
    {   7, instrux_VCMPEQPD },
    {   7, instrux_VCMPLT_OSPD },
    {   7, instrux_VCMPLTPD },
    {   7, instrux_VCMPLE_OSPD },
    {   7, instrux_VCMPLEPD },
    {   7, instrux_VCMPUNORD_QPD },
    {   7, instrux_VCMPUNORDPD },
    {   7, instrux_VCMPNEQ_UQPD },
    {   7, instrux_VCMPNEQPD },
    {   7, instrux_VCMPNLT_USPD },
    {   7, instrux_VCMPNLTPD },
    {   7, instrux_VCMPNLE_USPD },
    {   7, instrux_VCMPNLEPD },
    {   7, instrux_VCMPORD_QPD },
    {   7, instrux_VCMPORDPD },
    {   7, instrux_VCMPEQ_UQPD },
    {   7, instrux_VCMPNGE_USPD },
    {   7, instrux_VCMPNGEPD },
    {   7, instrux_VCMPNGT_USPD },
    {   7, instrux_VCMPNGTPD },
    {   7, instrux_VCMPFALSE_OQPD },
    {   7, instrux_VCMPFALSEPD },
    {   7, instrux_VCMPNEQ_OQPD },
    {   7, instrux_VCMPGE_OSPD },
    {   7, instrux_VCMPGEPD },
    {   7, instrux_VCMPGT_OSPD },
    {   7, instrux_VCMPGTPD },
    {   7, instrux_VCMPTRUE_UQPD },
    {   7, instrux_VCMPTRUEPD },
    {   7, instrux_VCMPLT_OQPD },
    {   7, instrux_VCMPLE_OQPD },
    {   7, instrux_VCMPUNORD_SPD },
    {   7, instrux_VCMPNEQ_USPD },
    {   7, instrux_VCMPNLT_UQPD },
    {   7, instrux_VCMPNLE_UQPD },
    {   7, instrux_VCMPORD_SPD },
    {   7, instrux_VCMPEQ_USPD },
    {   7, instrux_VCMPNGE_UQPD },
    {   7, instrux_VCMPNGT_UQPD },
    {   7, instrux_VCMPFALSE_OSPD },
    {   7, instrux_VCMPNEQ_OSPD },
    {   7, instrux_VCMPGE_OQPD },
    {   7, instrux_VCMPGT_OQPD },
    {   7, instrux_VCMPTRUE_USPD },
    {   7, instrux_VCMPPD },
    {  11, instrux_VCMPEQ_OSPS },
    {   7, instrux_VCMPEQPS },
    {   7, instrux_VCMPLT_OSPS },
    {   7, instrux_VCMPLTPS },
    {   7, instrux_VCMPLE_OSPS },
    {   7, instrux_VCMPLEPS },
    {   7, instrux_VCMPUNORD_QPS },
    {   7, instrux_VCMPUNORDPS },
    {   7, instrux_VCMPNEQ_UQPS },
    {   7, instrux_VCMPNEQPS },
    {   7, instrux_VCMPNLT_USPS },
    {   7, instrux_VCMPNLTPS },
    {   7, instrux_VCMPNLE_USPS },
    {   7, instrux_VCMPNLEPS },
    {   7, instrux_VCMPORD_QPS },
    {   7, instrux_VCMPORDPS },
    {   7, instrux_VCMPEQ_UQPS },
    {   7, instrux_VCMPNGE_USPS },
    {   7, instrux_VCMPNGEPS },
    {   7, instrux_VCMPNGT_USPS },
    {   7, instrux_VCMPNGTPS },
    {   7, instrux_VCMPFALSE_OQPS },
    {   7, instrux_VCMPFALSEPS },
    {   7, instrux_VCMPNEQ_OQPS },
    {   7, instrux_VCMPGE_OSPS },
    {   7, instrux_VCMPGEPS },
    {   7, instrux_VCMPGT_OSPS },
    {   7, instrux_VCMPGTPS },
    {   7, instrux_VCMPTRUE_UQPS },
    {   7, instrux_VCMPTRUEPS },
    {   7, instrux_VCMPLT_OQPS },
    {   7, instrux_VCMPLE_OQPS },
    {   7, instrux_VCMPUNORD_SPS },
    {   7, instrux_VCMPNEQ_USPS },
    {   7, instrux_VCMPNLT_UQPS },
    {   7, instrux_VCMPNLE_UQPS },
    {   7, instrux_VCMPORD_SPS },
    {   7, instrux_VCMPEQ_USPS },
    {   7, instrux_VCMPNGE_UQPS },
    {   7, instrux_VCMPNGT_UQPS },
    {   7, instrux_VCMPFALSE_OSPS },
    {   7, instrux_VCMPNEQ_OSPS },
    {   7, instrux_VCMPGE_OQPS },
    {   7, instrux_VCMPGT_OQPS },
    {   7, instrux_VCMPTRUE_USPS },
    {   7, instrux_VCMPPS },
    {   5, instrux_VCMPEQ_OSSD },
    {   3, instrux_VCMPEQSD },
    {   3, instrux_VCMPLT_OSSD },
    {   3, instrux_VCMPLTSD },
    {   3, instrux_VCMPLE_OSSD },
    {   3, instrux_VCMPLESD },
    {   3, instrux_VCMPUNORD_QSD },
    {   3, instrux_VCMPUNORDSD },
    {   3, instrux_VCMPNEQ_UQSD },
    {   3, instrux_VCMPNEQSD },
    {   3, instrux_VCMPNLT_USSD },
    {   3, instrux_VCMPNLTSD },
    {   3, instrux_VCMPNLE_USSD },
    {   3, instrux_VCMPNLESD },
    {   3, instrux_VCMPORD_QSD },
    {   3, instrux_VCMPORDSD },
    {   3, instrux_VCMPEQ_UQSD },
    {   3, instrux_VCMPNGE_USSD },
    {   3, instrux_VCMPNGESD },
    {   3, instrux_VCMPNGT_USSD },
    {   3, instrux_VCMPNGTSD },
    {   3, instrux_VCMPFALSE_OQSD },
    {   3, instrux_VCMPFALSESD },
    {   3, instrux_VCMPNEQ_OQSD },
    {   3, instrux_VCMPGE_OSSD },
    {   3, instrux_VCMPGESD },
    {   3, instrux_VCMPGT_OSSD },
    {   3, instrux_VCMPGTSD },
    {   3, instrux_VCMPTRUE_UQSD },
    {   3, instrux_VCMPTRUESD },
    {   3, instrux_VCMPLT_OQSD },
    {   3, instrux_VCMPLE_OQSD },
    {   3, instrux_VCMPUNORD_SSD },
    {   3, instrux_VCMPNEQ_USSD },
    {   3, instrux_VCMPNLT_UQSD },
    {   3, instrux_VCMPNLE_UQSD },
    {   3, instrux_VCMPORD_SSD },
    {   3, instrux_VCMPEQ_USSD },
    {   3, instrux_VCMPNGE_UQSD },
    {   3, instrux_VCMPNGT_UQSD },
    {   3, instrux_VCMPFALSE_OSSD },
    {   3, instrux_VCMPNEQ_OSSD },
    {   3, instrux_VCMPGE_OQSD },
    {   3, instrux_VCMPGT_OQSD },
    {   3, instrux_VCMPTRUE_USSD },
    {   3, instrux_VCMPSD },
    {   5, instrux_VCMPEQ_OSSS },
    {   3, instrux_VCMPEQSS },
    {   3, instrux_VCMPLT_OSSS },
    {   3, instrux_VCMPLTSS },
    {   3, instrux_VCMPLE_OSSS },
    {   3, instrux_VCMPLESS },
    {   3, instrux_VCMPUNORD_QSS },
    {   3, instrux_VCMPUNORDSS },
    {   3, instrux_VCMPNEQ_UQSS },
    {   3, instrux_VCMPNEQSS },
    {   3, instrux_VCMPNLT_USSS },
    {   3, instrux_VCMPNLTSS },
    {   3, instrux_VCMPNLE_USSS },
    {   3, instrux_VCMPNLESS },
    {   3, instrux_VCMPORD_QSS },
    {   3, instrux_VCMPORDSS },
    {   3, instrux_VCMPEQ_UQSS },
    {   3, instrux_VCMPNGE_USSS },
    {   3, instrux_VCMPNGESS },
    {   3, instrux_VCMPNGT_USSS },
    {   3, instrux_VCMPNGTSS },
    {   3, instrux_VCMPFALSE_OQSS },
    {   3, instrux_VCMPFALSESS },
    {   3, instrux_VCMPNEQ_OQSS },
    {   3, instrux_VCMPGE_OSSS },
    {   3, instrux_VCMPGESS },
    {   3, instrux_VCMPGT_OSSS },
    {   3, instrux_VCMPGTSS },
    {   3, instrux_VCMPTRUE_UQSS },
    {   3, instrux_VCMPTRUESS },
    {   3, instrux_VCMPLT_OQSS },
    {   3, instrux_VCMPLE_OQSS },
    {   3, instrux_VCMPUNORD_SSS },
    {   3, instrux_VCMPNEQ_USSS },
    {   3, instrux_VCMPNLT_UQSS },
    {   3, instrux_VCMPNLE_UQSS },
    {   3, instrux_VCMPORD_SSS },
    {   3, instrux_VCMPEQ_USSS },
    {   3, instrux_VCMPNGE_UQSS },
    {   3, instrux_VCMPNGT_UQSS },
    {   3, instrux_VCMPFALSE_OSSS },
    {   3, instrux_VCMPNEQ_OSSS },
    {   3, instrux_VCMPGE_OQSS },
    {   3, instrux_VCMPGT_OQSS },
    {   3, instrux_VCMPTRUE_USSS },
    {   3, instrux_VCMPSS },
    {   2, instrux_VCOMISD },
    {   2, instrux_VCOMISS },
    {   5, instrux_VCVTDQ2PD },
    {   5, instrux_VCVTDQ2PS },
    {   7, instrux_VCVTPD2DQ },
    {   7, instrux_VCVTPD2PS },
    {   5, instrux_VCVTPS2DQ },
    {   5, instrux_VCVTPS2PD },
    {   4, instrux_VCVTSD2SI },
    {   4, instrux_VCVTSD2SS },
    {  10, instrux_VCVTSI2SD },
    {  10, instrux_VCVTSI2SS },
    {   4, instrux_VCVTSS2SD },
    {   4, instrux_VCVTSS2SI },
    {   7, instrux_VCVTTPD2DQ },
    {   5, instrux_VCVTTPS2DQ },
    {   4, instrux_VCVTTSD2SI },
    {   4, instrux_VCVTTSS2SI },
    {  10, instrux_VDIVPD },
    {  10, instrux_VDIVPS },
    {   4, instrux_VDIVSD },
    {   4, instrux_VDIVSS },
    {   2, instrux_VDPPD },
    {   4, instrux_VDPPS },
    {   1, instrux_VEXTRACTF128 },
    {   4, instrux_VEXTRACTPS },
    {   4, instrux_VHADDPD },
    {   4, instrux_VHADDPS },
    {   4, instrux_VHSUBPD },
    {   4, instrux_VHSUBPS },
    {   2, instrux_VINSERTF128 },
    {   4, instrux_VINSERTPS },
    {   2, instrux_VLDDQU },
    {   1, instrux_VLDQQU },
    {   1, instrux_VLDMXCSR },
    {   1, instrux_VMASKMOVDQU },
    {   4, instrux_VMASKMOVPS },
    {   4, instrux_VMASKMOVPD },
    {  10, instrux_VMAXPD },
    {  10, instrux_VMAXPS },
    {   4, instrux_VMAXSD },
    {   4, instrux_VMAXSS },
    {  10, instrux_VMINPD },
    {  10, instrux_VMINPS },
    {   4, instrux_VMINSD },
    {   4, instrux_VMINSS },
    {  13, instrux_VMOVAPD },
    {  13, instrux_VMOVAPS },
    {   6, instrux_VMOVD },
    {   8, instrux_VMOVQ },
    {   5, instrux_VMOVDDUP },
    {   4, instrux_VMOVDQA },
    {   2, instrux_VMOVQQA },
    {   4, instrux_VMOVDQU },
    {   2, instrux_VMOVQQU },
    {   4, instrux_VMOVHLPS },
    {   6, instrux_VMOVHPD },
    {   6, instrux_VMOVHPS },
    {   4, instrux_VMOVLHPS },
    {   6, instrux_VMOVLPD },
    {   6, instrux_VMOVLPS },
    {   4, instrux_VMOVMSKPD },
    {   4, instrux_VMOVMSKPS },
    {   5, instrux_VMOVNTDQ },
    {   1, instrux_VMOVNTQQ },
    {   5, instrux_VMOVNTDQA },
    {   5, instrux_VMOVNTPD },
    {   5, instrux_VMOVNTPS },
    {  12, instrux_VMOVSD },
    {   5, instrux_VMOVSHDUP },
    {   5, instrux_VMOVSLDUP },
    {  12, instrux_VMOVSS },
    {  13, instrux_VMOVUPD },
    {  13, instrux_VMOVUPS },
    {   7, instrux_VMPSADBW },
    {  10, instrux_VMULPD },
    {  10, instrux_VMULPS },
    {   4, instrux_VMULSD },
    {   4, instrux_VMULSS },
    {  10, instrux_VORPD },
    {  10, instrux_VORPS },
    {   5, instrux_VPABSB },
    {   5, instrux_VPABSW },
    {   5, instrux_VPABSD },
    {  10, instrux_VPACKSSWB },
    {  10, instrux_VPACKSSDW },
    {  10, instrux_VPACKUSWB },
    {  10, instrux_VPACKUSDW },
    {  10, instrux_VPADDB },
    {  10, instrux_VPADDW },
    {  10, instrux_VPADDD },
    {  10, instrux_VPADDQ },
    {  10, instrux_VPADDSB },
    {  10, instrux_VPADDSW },
    {  10, instrux_VPADDUSB },
    {  10, instrux_VPADDUSW },
    {  10, instrux_VPALIGNR },
    {   4, instrux_VPAND },
    {   4, instrux_VPANDN },
    {  10, instrux_VPAVGB },
    {  10, instrux_VPAVGW },
    {   4, instrux_VPBLENDVB },
    {   4, instrux_VPBLENDW },
    {   1, instrux_VPCMPESTRI },
    {   1, instrux_VPCMPESTRM },
    {   1, instrux_VPCMPISTRI },
    {   1, instrux_VPCMPISTRM },
    {  10, instrux_VPCMPEQB },
    {  10, instrux_VPCMPEQW },
    {  10, instrux_VPCMPEQD },
    {  10, instrux_VPCMPEQQ },
    {  10, instrux_VPCMPGTB },
    {  10, instrux_VPCMPGTW },
    {  10, instrux_VPCMPGTD },
    {  10, instrux_VPCMPGTQ },
    {  15, instrux_VPERMILPD },
    {  15, instrux_VPERMILPS },
    {   2, instrux_VPERM2F128 },
    {   8, instrux_VPEXTRB },
    {  12, instrux_VPEXTRW },
    {   3, instrux_VPEXTRD },
    {   2, instrux_VPEXTRQ },
    {   4, instrux_VPHADDW },
    {   4, instrux_VPHADDD },
    {   4, instrux_VPHADDSW },
    {   1, instrux_VPHMINPOSUW },
    {   4, instrux_VPHSUBW },
    {   4, instrux_VPHSUBD },
    {   4, instrux_VPHSUBSW },
    {  10, instrux_VPINSRB },
    {  10, instrux_VPINSRW },
    {   6, instrux_VPINSRD },
    {   6, instrux_VPINSRQ },
    {  10, instrux_VPMADDWD },
    {  10, instrux_VPMADDUBSW },
    {  10, instrux_VPMAXSB },
    {  10, instrux_VPMAXSW },
    {  10, instrux_VPMAXSD },
    {  10, instrux_VPMAXUB },
    {  10, instrux_VPMAXUW },
    {  10, instrux_VPMAXUD },
    {  10, instrux_VPMINSB },
    {  10, instrux_VPMINSW },
    {  10, instrux_VPMINSD },
    {  10, instrux_VPMINUB },
    {  10, instrux_VPMINUW },
    {  10, instrux_VPMINUD },
    {   4, instrux_VPMOVMSKB },
    {   5, instrux_VPMOVSXBW },
    {   6, instrux_VPMOVSXBD },
    {   6, instrux_VPMOVSXBQ },
    {   5, instrux_VPMOVSXWD },
    {   6, instrux_VPMOVSXWQ },
    {   5, instrux_VPMOVSXDQ },
    {   5, instrux_VPMOVZXBW },
    {   6, instrux_VPMOVZXBD },
    {   6, instrux_VPMOVZXBQ },
    {   5, instrux_VPMOVZXWD },
    {   6, instrux_VPMOVZXWQ },
    {   5, instrux_VPMOVZXDQ },
    {  10, instrux_VPMULHUW },
    {  10, instrux_VPMULHRSW },
    {  10, instrux_VPMULHW },
    {  10, instrux_VPMULLW },
    {  10, instrux_VPMULLD },
    {  10, instrux_VPMULUDQ },
    {  10, instrux_VPMULDQ },
    {   4, instrux_VPOR },
    {  10, instrux_VPSADBW },
    {  10, instrux_VPSHUFB },
    {   5, instrux_VPSHUFD },
    {   5, instrux_VPSHUFHW },
    {   5, instrux_VPSHUFLW },
    {   4, instrux_VPSIGNB },
    {   4, instrux_VPSIGNW },
    {   4, instrux_VPSIGND },
    {  10, instrux_VPSLLDQ },
    {  10, instrux_VPSRLDQ },
    {  20, instrux_VPSLLW },
    {  20, instrux_VPSLLD },
    {  20, instrux_VPSLLQ },
    {  20, instrux_VPSRAW },
    {  20, instrux_VPSRAD },
    {  20, instrux_VPSRLW },
    {  20, instrux_VPSRLD },
    {  20, instrux_VPSRLQ },
    {   2, instrux_VPTEST },
    {  10, instrux_VPSUBB },
    {  10, instrux_VPSUBW },
    {  10, instrux_VPSUBD },
    {  10, instrux_VPSUBQ },
    {  10, instrux_VPSUBSB },
    {  10, instrux_VPSUBSW },
    {  10, instrux_VPSUBUSB },
    {  10, instrux_VPSUBUSW },
    {  10, instrux_VPUNPCKHBW },
    {  10, instrux_VPUNPCKHWD },
    {  10, instrux_VPUNPCKHDQ },
    {  10, instrux_VPUNPCKHQDQ },
    {  10, instrux_VPUNPCKLBW },
    {  10, instrux_VPUNPCKLWD },
    {  10, instrux_VPUNPCKLDQ },
    {  10, instrux_VPUNPCKLQDQ },
    {   4, instrux_VPXOR },
    {   2, instrux_VRCPPS },
    {   2, instrux_VRCPSS },
    {   2, instrux_VRSQRTPS },
    {   2, instrux_VRSQRTSS },
    {   2, instrux_VROUNDPD },
    {   2, instrux_VROUNDPS },
    {   2, instrux_VROUNDSD },
    {   2, instrux_VROUNDSS },
    {  10, instrux_VSHUFPD },
    {  10, instrux_VSHUFPS },
    {   5, instrux_VSQRTPD },
    {   5, instrux_VSQRTPS },
    {   4, instrux_VSQRTSD },
    {   4, instrux_VSQRTSS },
    {   1, instrux_VSTMXCSR },
    {  10, instrux_VSUBPD },
    {  10, instrux_VSUBPS },
    {   4, instrux_VSUBSD },
    {   4, instrux_VSUBSS },
    {   2, instrux_VTESTPS },
    {   2, instrux_VTESTPD },
    {   2, instrux_VUCOMISD },
    {   2, instrux_VUCOMISS },
    {  10, instrux_VUNPCKHPD },
    {  10, instrux_VUNPCKHPS },
    {  10, instrux_VUNPCKLPD },
    {  10, instrux_VUNPCKLPS },
    {  10, instrux_VXORPD },
    {  10, instrux_VXORPS },
    {   1, instrux_VZEROALL },
    {   1, instrux_VZEROUPPER },
    {   1, instrux_PCLMULLQLQDQ },
    {   1, instrux_PCLMULHQLQDQ },
    {   1, instrux_PCLMULLQHQDQ },
    {   1, instrux_PCLMULHQHQDQ },
    {   1, instrux_PCLMULQDQ },
    {  10, instrux_VPCLMULLQLQDQ },
    {  10, instrux_VPCLMULHQLQDQ },
    {  10, instrux_VPCLMULLQHQDQ },
    {  10, instrux_VPCLMULHQHQDQ },
    {  10, instrux_VPCLMULQDQ },
    {   5, instrux_VFMADD132PS },
    {   5, instrux_VFMADD132PD },
    {   2, instrux_VFMADD312PS },
    {   2, instrux_VFMADD312PD },
    {   5, instrux_VFMADD213PS },
    {   5, instrux_VFMADD213PD },
    {   2, instrux_VFMADD123PS },
    {   2, instrux_VFMADD123PD },
    {   5, instrux_VFMADD231PS },
    {   5, instrux_VFMADD231PD },
    {   2, instrux_VFMADD321PS },
    {   2, instrux_VFMADD321PD },
    {   5, instrux_VFMADDSUB132PS },
    {   5, instrux_VFMADDSUB132PD },
    {   2, instrux_VFMADDSUB312PS },
    {   2, instrux_VFMADDSUB312PD },
    {   5, instrux_VFMADDSUB213PS },
    {   5, instrux_VFMADDSUB213PD },
    {   2, instrux_VFMADDSUB123PS },
    {   2, instrux_VFMADDSUB123PD },
    {   5, instrux_VFMADDSUB231PS },
    {   5, instrux_VFMADDSUB231PD },
    {   2, instrux_VFMADDSUB321PS },
    {   2, instrux_VFMADDSUB321PD },
    {   5, instrux_VFMSUB132PS },
    {   5, instrux_VFMSUB132PD },
    {   2, instrux_VFMSUB312PS },
    {   2, instrux_VFMSUB312PD },
    {   5, instrux_VFMSUB213PS },
    {   5, instrux_VFMSUB213PD },
    {   2, instrux_VFMSUB123PS },
    {   2, instrux_VFMSUB123PD },
    {   5, instrux_VFMSUB231PS },
    {   5, instrux_VFMSUB231PD },
    {   2, instrux_VFMSUB321PS },
    {   2, instrux_VFMSUB321PD },
    {   5, instrux_VFMSUBADD132PS },
    {   5, instrux_VFMSUBADD132PD },
    {   2, instrux_VFMSUBADD312PS },
    {   2, instrux_VFMSUBADD312PD },
    {   5, instrux_VFMSUBADD213PS },
    {   5, instrux_VFMSUBADD213PD },
    {   2, instrux_VFMSUBADD123PS },
    {   2, instrux_VFMSUBADD123PD },
    {   5, instrux_VFMSUBADD231PS },
    {   5, instrux_VFMSUBADD231PD },
    {   2, instrux_VFMSUBADD321PS },
    {   2, instrux_VFMSUBADD321PD },
    {   5, instrux_VFNMADD132PS },
    {   5, instrux_VFNMADD132PD },
    {   2, instrux_VFNMADD312PS },
    {   2, instrux_VFNMADD312PD },
    {   5, instrux_VFNMADD213PS },
    {   5, instrux_VFNMADD213PD },
    {   2, instrux_VFNMADD123PS },
    {   2, instrux_VFNMADD123PD },
    {   5, instrux_VFNMADD231PS },
    {   5, instrux_VFNMADD231PD },
    {   2, instrux_VFNMADD321PS },
    {   2, instrux_VFNMADD321PD },
    {   5, instrux_VFNMSUB132PS },
    {   5, instrux_VFNMSUB132PD },
    {   2, instrux_VFNMSUB312PS },
    {   2, instrux_VFNMSUB312PD },
    {   5, instrux_VFNMSUB213PS },
    {   5, instrux_VFNMSUB213PD },
    {   2, instrux_VFNMSUB123PS },
    {   2, instrux_VFNMSUB123PD },
    {   5, instrux_VFNMSUB231PS },
    {   5, instrux_VFNMSUB231PD },
    {   2, instrux_VFNMSUB321PS },
    {   2, instrux_VFNMSUB321PD },
    {   2, instrux_VFMADD132SS },
    {   2, instrux_VFMADD132SD },
    {   1, instrux_VFMADD312SS },
    {   1, instrux_VFMADD312SD },
    {   2, instrux_VFMADD213SS },
    {   2, instrux_VFMADD213SD },
    {   1, instrux_VFMADD123SS },
    {   1, instrux_VFMADD123SD },
    {   2, instrux_VFMADD231SS },
    {   2, instrux_VFMADD231SD },
    {   1, instrux_VFMADD321SS },
    {   1, instrux_VFMADD321SD },
    {   2, instrux_VFMSUB132SS },
    {   2, instrux_VFMSUB132SD },
    {   1, instrux_VFMSUB312SS },
    {   1, instrux_VFMSUB312SD },
    {   2, instrux_VFMSUB213SS },
    {   2, instrux_VFMSUB213SD },
    {   1, instrux_VFMSUB123SS },
    {   1, instrux_VFMSUB123SD },
    {   2, instrux_VFMSUB231SS },
    {   2, instrux_VFMSUB231SD },
    {   1, instrux_VFMSUB321SS },
    {   1, instrux_VFMSUB321SD },
    {   2, instrux_VFNMADD132SS },
    {   2, instrux_VFNMADD132SD },
    {   1, instrux_VFNMADD312SS },
    {   1, instrux_VFNMADD312SD },
    {   2, instrux_VFNMADD213SS },
    {   2, instrux_VFNMADD213SD },
    {   1, instrux_VFNMADD123SS },
    {   1, instrux_VFNMADD123SD },
    {   2, instrux_VFNMADD231SS },
    {   2, instrux_VFNMADD231SD },
    {   1, instrux_VFNMADD321SS },
    {   1, instrux_VFNMADD321SD },
    {   2, instrux_VFNMSUB132SS },
    {   2, instrux_VFNMSUB132SD },
    {   1, instrux_VFNMSUB312SS },
    {   1, instrux_VFNMSUB312SD },
    {   2, instrux_VFNMSUB213SS },
    {   2, instrux_VFNMSUB213SD },
    {   1, instrux_VFNMSUB123SS },
    {   1, instrux_VFNMSUB123SD },
    {   2, instrux_VFNMSUB231SS },
    {   2, instrux_VFNMSUB231SD },
    {   1, instrux_VFNMSUB321SS },
    {   1, instrux_VFNMSUB321SD },
    {   8, instrux_VCVTPH2PS },
    {  14, instrux_VCVTPS2PH },
    {   1, instrux_XSTORE },
    {   1, instrux_XCRYPTECB },
    {   1, instrux_XCRYPTCBC },
    {   1, instrux_XCRYPTCTR },
    {   1, instrux_XCRYPTCFB },
    {   1, instrux_XCRYPTOFB },
    {   1, instrux_MONTMUL },
    {   1, instrux_XSHA1 },
    {   1, instrux_XSHA256 },
    {   2, instrux_LLWPCB },
    {   2, instrux_SLWPCB },
    {   2, instrux_LWPVAL },
    {   2, instrux_LWPINS },
    {   8, instrux_VFMADDPD },
    {   8, instrux_VFMADDPS },
    {   4, instrux_VFMADDSD },
    {   4, instrux_VFMADDSS },
    {   8, instrux_VFMADDSUBPD },
    {   8, instrux_VFMADDSUBPS },
    {   8, instrux_VFMSUBADDPD },
    {   8, instrux_VFMSUBADDPS },
    {   8, instrux_VFMSUBPD },
    {   8, instrux_VFMSUBPS },
    {   4, instrux_VFMSUBSD },
    {   4, instrux_VFMSUBSS },
    {   8, instrux_VFNMADDPD },
    {   8, instrux_VFNMADDPS },
    {   4, instrux_VFNMADDSD },
    {   4, instrux_VFNMADDSS },
    {   8, instrux_VFNMSUBPD },
    {   8, instrux_VFNMSUBPS },
    {   4, instrux_VFNMSUBSD },
    {   4, instrux_VFNMSUBSS },
    {   4, instrux_VFRCZPD },
    {   4, instrux_VFRCZPS },
    {   2, instrux_VFRCZSD },
    {   2, instrux_VFRCZSS },
    {   8, instrux_VPCMOV },
    {   2, instrux_VPCOMB },
    {   2, instrux_VPCOMD },
    {   2, instrux_VPCOMQ },
    {   2, instrux_VPCOMUB },
    {   2, instrux_VPCOMUD },
    {   2, instrux_VPCOMUQ },
    {   2, instrux_VPCOMUW },
    {   2, instrux_VPCOMW },
    {   2, instrux_VPHADDBD },
    {   2, instrux_VPHADDBQ },
    {   2, instrux_VPHADDBW },
    {   2, instrux_VPHADDDQ },
    {   2, instrux_VPHADDUBD },
    {   2, instrux_VPHADDUBQ },
    {   2, instrux_VPHADDUBW },
    {   2, instrux_VPHADDUDQ },
    {   2, instrux_VPHADDUWD },
    {   2, instrux_VPHADDUWQ },
    {   2, instrux_VPHADDWD },
    {   2, instrux_VPHADDWQ },
    {   2, instrux_VPHSUBBW },
    {   2, instrux_VPHSUBDQ },
    {   2, instrux_VPHSUBWD },
    {   2, instrux_VPMACSDD },
    {   2, instrux_VPMACSDQH },
    {   2, instrux_VPMACSDQL },
    {   2, instrux_VPMACSSDD },
    {   2, instrux_VPMACSSDQH },
    {   2, instrux_VPMACSSDQL },
    {   2, instrux_VPMACSSWD },
    {   2, instrux_VPMACSSWW },
    {   2, instrux_VPMACSWD },
    {   2, instrux_VPMACSWW },
    {   2, instrux_VPMADCSSWD },
    {   2, instrux_VPMADCSWD },
    {   4, instrux_VPPERM },
    {   6, instrux_VPROTB },
    {   6, instrux_VPROTD },
    {   6, instrux_VPROTQ },
    {   6, instrux_VPROTW },
    {   4, instrux_VPSHAB },
    {   4, instrux_VPSHAD },
    {   4, instrux_VPSHAQ },
    {   4, instrux_VPSHAW },
    {   4, instrux_VPSHLB },
    {   4, instrux_VPSHLD },
    {   4, instrux_VPSHLQ },
    {   4, instrux_VPSHLW },
    {   1, instrux_VBROADCASTI128 },
    {   4, instrux_VPBLENDD },
    {  19, instrux_VPBROADCASTB },
    {  16, instrux_VPBROADCASTW },
    {  13, instrux_VPBROADCASTD },
    {  13, instrux_VPBROADCASTQ },
    {   6, instrux_VPERMD },
    {   7, instrux_VPERMPD },
    {   6, instrux_VPERMPS },
    {   7, instrux_VPERMQ },
    {   2, instrux_VPERM2I128 },
    {   1, instrux_VEXTRACTI128 },
    {   2, instrux_VINSERTI128 },
    {   6, instrux_VPMASKMOVD },
    {   6, instrux_VPMASKMOVQ },
    {  10, instrux_VPSLLVD },
    {  10, instrux_VPSLLVQ },
    {  10, instrux_VPSRAVD },
    {  10, instrux_VPSRLVD },
    {  10, instrux_VPSRLVQ },
    {   5, instrux_VGATHERDPD },
    {   5, instrux_VGATHERQPD },
    {   5, instrux_VGATHERDPS },
    {   5, instrux_VGATHERQPS },
    {   5, instrux_VPGATHERDD },
    {   5, instrux_VPGATHERQD },
    {   5, instrux_VPGATHERDQ },
    {   5, instrux_VPGATHERQQ },
    {   1, instrux_XABORT },
    {   4, instrux_XBEGIN },
    {   1, instrux_XEND },
    {   1, instrux_XTEST },
    {   1, instrux_PREFETCHWT1 },
    {   1, instrux_BNDMK },
    {   3, instrux_BNDCL },
    {   3, instrux_BNDCU },
    {   3, instrux_BNDCN },
    {   4, instrux_BNDMOV },
    {   3, instrux_BNDLDX },
    {   5, instrux_BNDSTX },
    {   1, instrux_SHA1MSG1 },
    {   1, instrux_SHA1MSG2 },
    {   1, instrux_SHA1NEXTE },
    {   1, instrux_SHA1RNDS4 },
    {   1, instrux_SHA256MSG1 },
    {   1, instrux_SHA256MSG2 },
    {   2, instrux_SHA256RNDS2 },
    {   1, instrux_VSHA512MSG1 },
    {   1, instrux_VSHA512MSG2 },
    {   1, instrux_VSHA512RNDS2 },
    {   1, instrux_VSM3MSG1 },
    {   1, instrux_VSM3MSG2 },
    {   1, instrux_VSM3RNDS2 },
    {   5, instrux_VSM4KEY4 },
    {   5, instrux_VSM4RNDS4 },
    {   2, instrux_VBCSTNEBF16PS },
    {   2, instrux_VBCSTNEBF162PS },
    {   2, instrux_VBCSTNESH2PS },
    {   2, instrux_VCVTNEEBF162PS },
    {   2, instrux_VCVTNEEPH2PS },
    {   2, instrux_VCVTNEOBF162PS },
    {   2, instrux_VCVTNEOPH2PS },
    {   5, instrux_VCVTNEPS2BF16 },
    {   8, instrux_VPDPBUSD },
    {   8, instrux_VPDPBUSDS },
    {   8, instrux_VPDPWSSD },
    {   8, instrux_VPDPWSSDS },
    {   5, instrux_VPDPBSSD },
    {   5, instrux_VPDPBSSDS },
    {   5, instrux_VPDPBSUD },
    {   5, instrux_VPDPBSUDS },
    {   5, instrux_VPDPBUUD },
    {   5, instrux_VPDPBUUDS },
    {   5, instrux_VPDPWSUD },
    {   5, instrux_VPDPWSUDS },
    {   5, instrux_VPDPWUSD },
    {   5, instrux_VPDPWUSDS },
    {   5, instrux_VPDPWUUD },
    {   5, instrux_VPDPWUUDS },
    {   5, instrux_VPMADD52HUQ },
    {   5, instrux_VPMADD52LUQ },
    {  10, instrux_KMOVB },
    {  10, instrux_KMOVW },
    {   8, instrux_KMOVD },
    {   8, instrux_KMOVQ },
    {  36, instrux_KMOV },
    {  10, instrux_MOVB },
    {  10, instrux_MOVW },
    {   4, instrux_KADDB },
    {   4, instrux_KADDW },
    {   4, instrux_KADDD },
    {   4, instrux_KADDQ },
    {  16, instrux_KADD },
    {   4, instrux_ADDB },
    {   4, instrux_ADDW },
    {   4, instrux_ADDD },
    {   4, instrux_ADDQ },
    {   4, instrux_KANDB },
    {   4, instrux_KANDW },
    {   4, instrux_KANDD },
    {   4, instrux_KANDQ },
    {  16, instrux_KAND },
    {   4, instrux_ANDB },
    {   4, instrux_ANDW },
    {   4, instrux_ANDD },
    {   4, instrux_ANDQ },
    {   4, instrux_KANDNB },
    {   4, instrux_KANDNW },
    {   4, instrux_KANDND },
    {   4, instrux_KANDNQ },
    {  16, instrux_KANDN },
    {   4, instrux_ANDNB },
    {   4, instrux_ANDNW },
    {   4, instrux_ANDND },
    {   4, instrux_ANDNQ },
    {   4, instrux_KNOTB },
    {   4, instrux_KNOTW },
    {   4, instrux_KNOTD },
    {   4, instrux_KNOTQ },
    {  16, instrux_KNOT },
    {   4, instrux_NOTB },
    {   4, instrux_NOTW },
    {   4, instrux_NOTD },
    {   4, instrux_NOTQ },
    {   4, instrux_KORB },
    {   4, instrux_KORW },
    {   4, instrux_KORD },
    {   4, instrux_KORQ },
    {  16, instrux_KOR },
    {   4, instrux_ORB },
    {   4, instrux_ORW },
    {   4, instrux_ORD },
    {   4, instrux_ORQ },
    {   2, instrux_KORTESTB },
    {   2, instrux_KORTESTW },
    {   2, instrux_KORTESTD },
    {   2, instrux_KORTESTQ },
    {   8, instrux_KORTEST },
    {   2, instrux_ORTESTB },
    {   2, instrux_ORTESTW },
    {   2, instrux_ORTESTD },
    {   2, instrux_ORTESTQ },
    {   8, instrux_ORTEST },
    {   2, instrux_KSHIFTLB },
    {   2, instrux_KSHIFTLW },
    {   2, instrux_KSHIFTLD },
    {   2, instrux_KSHIFTLQ },
    {   8, instrux_KSHIFTL },
    {   2, instrux_SHIFTLB },
    {   2, instrux_SHIFTLW },
    {   2, instrux_SHIFTLD },
    {   2, instrux_SHIFTLQ },
    {   8, instrux_SHIFTL },
    {   2, instrux_KSHLB },
    {   2, instrux_KSHLW },
    {   2, instrux_KSHLD },
    {   2, instrux_KSHLQ },
    {   8, instrux_KSHL },
    {   2, instrux_SHLB },
    {   2, instrux_SHLW },
    {   2, instrux_SHLQ },
    {   2, instrux_KSHIFTRB },
    {   2, instrux_KSHIFTRW },
    {   2, instrux_KSHIFTRD },
    {   2, instrux_KSHIFTRQ },
    {   8, instrux_KSHIFTR },
    {   2, instrux_SHIFTRB },
    {   2, instrux_SHIFTRW },
    {   2, instrux_SHIFTRD },
    {   2, instrux_SHIFTRQ },
    {   8, instrux_SHIFTR },
    {   2, instrux_KSHRB },
    {   2, instrux_KSHRW },
    {   2, instrux_KSHRD },
    {   2, instrux_KSHRQ },
    {   8, instrux_KSHR },
    {   2, instrux_SHRB },
    {   2, instrux_SHRW },
    {   2, instrux_SHRQ },
    {   2, instrux_KTESTB },
    {   2, instrux_KTESTW },
    {   2, instrux_KTESTD },
    {   2, instrux_KTESTQ },
    {   8, instrux_KTEST },
    {   2, instrux_TESTB },
    {   2, instrux_TESTW },
    {   2, instrux_TESTD },
    {   2, instrux_TESTQ },
    {   4, instrux_KUNPCKBW },
    {   4, instrux_KUNPCKW },
    {  12, instrux_KUNPCK },
    {   4, instrux_UNPCKBW },
    {   4, instrux_UNPCKW },
    {  12, instrux_UNPCK },
    {   4, instrux_KUNPCKWD },
    {   4, instrux_KUNPCKD },
    {   4, instrux_UNPCKWD },
    {   4, instrux_UNPCKD },
    {   4, instrux_KUNPCKDQ },
    {   4, instrux_KUNPCKQ },
    {   4, instrux_UNPCKDQ },
    {   4, instrux_UNPCKQ },
    {   4, instrux_KXNORB },
    {   4, instrux_KXNORW },
    {   4, instrux_KXNORD },
    {   4, instrux_KXNORQ },
    {  16, instrux_KXNOR },
    {   4, instrux_XNORB },
    {   4, instrux_XNORW },
    {   4, instrux_XNORD },
    {   4, instrux_XNORQ },
    {  16, instrux_XNOR },
    {   4, instrux_KXORB },
    {   4, instrux_KXORW },
    {   4, instrux_KXORD },
    {   4, instrux_KXORQ },
    {  16, instrux_KXOR },
    {   4, instrux_XORB },
    {   4, instrux_XORW },
    {   4, instrux_XORD },
    {   4, instrux_XORQ },
    {   6, instrux_VALIGND },
    {   6, instrux_VALIGNQ },
    {   3, instrux_VBLENDMPD },
    {   3, instrux_VBLENDMPS },
    {   2, instrux_VBROADCASTF32X2 },
    {   2, instrux_VBROADCASTF32X4 },
    {   1, instrux_VBROADCASTF32X8 },
    {   2, instrux_VBROADCASTF64X2 },
    {   1, instrux_VBROADCASTF64X4 },
    {   3, instrux_VBROADCASTI32X2 },
    {   2, instrux_VBROADCASTI32X4 },
    {   1, instrux_VBROADCASTI32X8 },
    {   2, instrux_VBROADCASTI64X2 },
    {   1, instrux_VBROADCASTI64X4 },
    {   3, instrux_VCMPEQ_OQPD },
    {   3, instrux_VCMPEQ_OQPS },
    {   1, instrux_VCMPEQ_OQSD },
    {   1, instrux_VCMPEQ_OQSS },
    {   6, instrux_VCOMPRESSPD },
    {   6, instrux_VCOMPRESSPS },
    {   3, instrux_VCVTPD2QQ },
    {   3, instrux_VCVTPD2UDQ },
    {   3, instrux_VCVTPD2UQQ },
    {   3, instrux_VCVTPS2QQ },
    {   3, instrux_VCVTPS2UDQ },
    {   3, instrux_VCVTPS2UQQ },
    {   3, instrux_VCVTQQ2PD },
    {   3, instrux_VCVTQQ2PS },
    {   2, instrux_VCVTSD2USI },
    {   2, instrux_VCVTSS2USI },
    {   3, instrux_VCVTTPD2QQ },
    {   3, instrux_VCVTTPD2UDQ },
    {   3, instrux_VCVTTPD2UQQ },
    {   3, instrux_VCVTTPS2QQ },
    {   3, instrux_VCVTTPS2UDQ },
    {   3, instrux_VCVTTPS2UQQ },
    {   2, instrux_VCVTTSD2USI },
    {   2, instrux_VCVTTSS2USI },
    {   3, instrux_VCVTUDQ2PD },
    {   3, instrux_VCVTUDQ2PS },
    {   3, instrux_VCVTUQQ2PD },
    {   3, instrux_VCVTUQQ2PS },
    {   4, instrux_VCVTUSI2SD },
    {   4, instrux_VCVTUSI2SS },
    {   6, instrux_VDBPSADBW },
    {   1, instrux_VEXP2PD },
    {   1, instrux_VEXP2PS },
    {   6, instrux_VEXPANDPD },
    {   6, instrux_VEXPANDPS },
    {   4, instrux_VEXTRACTF32X4 },
    {   2, instrux_VEXTRACTF32X8 },
    {   4, instrux_VEXTRACTF64X2 },
    {   2, instrux_VEXTRACTF64X4 },
    {   4, instrux_VEXTRACTI32X4 },
    {   2, instrux_VEXTRACTI32X8 },
    {   4, instrux_VEXTRACTI64X2 },
    {   2, instrux_VEXTRACTI64X4 },
    {   6, instrux_VFIXUPIMMPD },
    {   6, instrux_VFIXUPIMMPS },
    {   2, instrux_VFIXUPIMMSD },
    {   2, instrux_VFIXUPIMMSS },
    {   3, instrux_VFPCLASSPD },
    {   3, instrux_VFPCLASSPS },
    {   1, instrux_VFPCLASSSD },
    {   1, instrux_VFPCLASSSS },
    {   1, instrux_VGATHERPF0DPD },
    {   1, instrux_VGATHERPF0DPS },
    {   1, instrux_VGATHERPF0QPD },
    {   1, instrux_VGATHERPF0QPS },
    {   1, instrux_VGATHERPF1DPD },
    {   1, instrux_VGATHERPF1DPS },
    {   1, instrux_VGATHERPF1QPD },
    {   1, instrux_VGATHERPF1QPS },
    {   3, instrux_VGETEXPPD },
    {   3, instrux_VGETEXPPS },
    {   1, instrux_VGETEXPSD },
    {   1, instrux_VGETEXPSS },
    {   3, instrux_VGETMANTPD },
    {   3, instrux_VGETMANTPS },
    {   1, instrux_VGETMANTSD },
    {   1, instrux_VGETMANTSS },
    {   4, instrux_VINSERTF32X4 },
    {   2, instrux_VINSERTF32X8 },
    {   4, instrux_VINSERTF64X2 },
    {   2, instrux_VINSERTF64X4 },
    {   4, instrux_VINSERTI32X4 },
    {   2, instrux_VINSERTI32X8 },
    {   4, instrux_VINSERTI64X2 },
    {   2, instrux_VINSERTI64X4 },
    {   6, instrux_VMOVDQA32 },
    {   6, instrux_VMOVDQA64 },
    {   6, instrux_VMOVDQU16 },
    {   6, instrux_VMOVDQU32 },
    {   6, instrux_VMOVDQU64 },
    {   6, instrux_VMOVDQU8 },
    {   3, instrux_VPABSQ },
    {   6, instrux_VPANDD },
    {   6, instrux_VPANDND },
    {   6, instrux_VPANDNQ },
    {   6, instrux_VPANDQ },
    {   3, instrux_VPBLENDMB },
    {   3, instrux_VPBLENDMD },
    {   3, instrux_VPBLENDMQ },
    {   3, instrux_VPBLENDMW },
    {   3, instrux_VPBROADCASTMB2Q },
    {   3, instrux_VPBROADCASTMW2D },
    {   3, instrux_VPCMPEQUB },
    {   3, instrux_VPCMPEQUD },
    {   3, instrux_VPCMPEQUQ },
    {   3, instrux_VPCMPEQUW },
    {   3, instrux_VPCMPGEB },
    {   3, instrux_VPCMPGED },
    {   3, instrux_VPCMPGEQ },
    {   3, instrux_VPCMPGEUB },
    {   3, instrux_VPCMPGEUD },
    {   3, instrux_VPCMPGEUQ },
    {   3, instrux_VPCMPGEUW },
    {   3, instrux_VPCMPGEW },
    {   3, instrux_VPCMPGTUB },
    {   3, instrux_VPCMPGTUD },
    {   3, instrux_VPCMPGTUQ },
    {   3, instrux_VPCMPGTUW },
    {   3, instrux_VPCMPLEB },
    {   3, instrux_VPCMPLED },
    {   3, instrux_VPCMPLEQ },
    {   3, instrux_VPCMPLEUB },
    {   3, instrux_VPCMPLEUD },
    {   3, instrux_VPCMPLEUQ },
    {   3, instrux_VPCMPLEUW },
    {   3, instrux_VPCMPLEW },
    {   3, instrux_VPCMPLTB },
    {   3, instrux_VPCMPLTD },
    {   3, instrux_VPCMPLTQ },
    {   3, instrux_VPCMPLTUB },
    {   3, instrux_VPCMPLTUD },
    {   3, instrux_VPCMPLTUQ },
    {   3, instrux_VPCMPLTUW },
    {   3, instrux_VPCMPLTW },
    {   3, instrux_VPCMPNEQB },
    {   3, instrux_VPCMPNEQD },
    {   3, instrux_VPCMPNEQQ },
    {   3, instrux_VPCMPNEQUB },
    {   3, instrux_VPCMPNEQUD },
    {   3, instrux_VPCMPNEQUQ },
    {   3, instrux_VPCMPNEQUW },
    {   3, instrux_VPCMPNEQW },
    {   3, instrux_VPCMPNGTB },
    {   3, instrux_VPCMPNGTD },
    {   3, instrux_VPCMPNGTQ },
    {   3, instrux_VPCMPNGTUB },
    {   3, instrux_VPCMPNGTUD },
    {   3, instrux_VPCMPNGTUQ },
    {   3, instrux_VPCMPNGTUW },
    {   3, instrux_VPCMPNGTW },
    {   3, instrux_VPCMPNLEB },
    {   3, instrux_VPCMPNLED },
    {   3, instrux_VPCMPNLEQ },
    {   3, instrux_VPCMPNLEUB },
    {   3, instrux_VPCMPNLEUD },
    {   3, instrux_VPCMPNLEUQ },
    {   3, instrux_VPCMPNLEUW },
    {   3, instrux_VPCMPNLEW },
    {   3, instrux_VPCMPNLTB },
    {   3, instrux_VPCMPNLTD },
    {   3, instrux_VPCMPNLTQ },
    {   3, instrux_VPCMPNLTUB },
    {   3, instrux_VPCMPNLTUD },
    {   3, instrux_VPCMPNLTUQ },
    {   3, instrux_VPCMPNLTUW },
    {   3, instrux_VPCMPNLTW },
    {   3, instrux_VPCMPB },
    {   3, instrux_VPCMPD },
    {   3, instrux_VPCMPQ },
    {   3, instrux_VPCMPUB },
    {   3, instrux_VPCMPUD },
    {   3, instrux_VPCMPUQ },
    {   3, instrux_VPCMPUW },
    {   3, instrux_VPCMPW },
    {   6, instrux_VPCOMPRESSD },
    {   6, instrux_VPCOMPRESSQ },
    {   3, instrux_VPCONFLICTD },
    {   3, instrux_VPCONFLICTQ },
    {   6, instrux_VPERMB },
    {   3, instrux_VPERMI2B },
    {   3, instrux_VPERMI2D },
    {   3, instrux_VPERMI2PD },
    {   3, instrux_VPERMI2PS },
    {   3, instrux_VPERMI2Q },
    {   3, instrux_VPERMI2W },
    {   3, instrux_VPERMT2B },
    {   3, instrux_VPERMT2D },
    {   3, instrux_VPERMT2PD },
    {   3, instrux_VPERMT2PS },
    {   3, instrux_VPERMT2Q },
    {   3, instrux_VPERMT2W },
    {   6, instrux_VPERMW },
    {   6, instrux_VPEXPANDD },
    {   6, instrux_VPEXPANDQ },
    {   3, instrux_VPLZCNTD },
    {   3, instrux_VPLZCNTQ },
    {   6, instrux_VPMAXSQ },
    {   6, instrux_VPMAXUQ },
    {   6, instrux_VPMINSQ },
    {   6, instrux_VPMINUQ },
    {   3, instrux_VPMOVB2M },
    {   3, instrux_VPMOVD2M },
    {   6, instrux_VPMOVDB },
    {   6, instrux_VPMOVDW },
    {   3, instrux_VPMOVM2B },
    {   3, instrux_VPMOVM2D },
    {   3, instrux_VPMOVM2Q },
    {   3, instrux_VPMOVM2W },
    {   3, instrux_VPMOVQ2M },
    {   6, instrux_VPMOVQB },
    {   6, instrux_VPMOVQD },
    {   6, instrux_VPMOVQW },
    {   6, instrux_VPMOVSDB },
    {   6, instrux_VPMOVSDW },
    {   6, instrux_VPMOVSQB },
    {   6, instrux_VPMOVSQD },
    {   6, instrux_VPMOVSQW },
    {   6, instrux_VPMOVSWB },
    {   6, instrux_VPMOVUSDB },
    {   6, instrux_VPMOVUSDW },
    {   6, instrux_VPMOVUSQB },
    {   6, instrux_VPMOVUSQD },
    {   6, instrux_VPMOVUSQW },
    {   6, instrux_VPMOVUSWB },
    {   3, instrux_VPMOVW2M },
    {   6, instrux_VPMOVWB },
    {   6, instrux_VPMULLQ },
    {   6, instrux_VPMULTISHIFTQB },
    {   6, instrux_VPORD },
    {   6, instrux_VPORQ },
    {   6, instrux_VPROLD },
    {   6, instrux_VPROLQ },
    {   6, instrux_VPROLVD },
    {   6, instrux_VPROLVQ },
    {   6, instrux_VPRORD },
    {   6, instrux_VPRORQ },
    {   6, instrux_VPRORVD },
    {   6, instrux_VPRORVQ },
    {   3, instrux_VPSCATTERDD },
    {   3, instrux_VPSCATTERDQ },
    {   3, instrux_VPSCATTERQD },
    {   3, instrux_VPSCATTERQQ },
    {   6, instrux_VPSLLVW },
    {  12, instrux_VPSRAQ },
    {   6, instrux_VPSRAVQ },
    {   6, instrux_VPSRAVW },
    {   6, instrux_VPSRLVW },
    {   3, instrux_VPTERNLOGD },
    {   3, instrux_VPTERNLOGQ },
    {   3, instrux_VPTESTMB },
    {   3, instrux_VPTESTMD },
    {   3, instrux_VPTESTMQ },
    {   3, instrux_VPTESTMW },
    {   3, instrux_VPTESTNMB },
    {   3, instrux_VPTESTNMD },
    {   3, instrux_VPTESTNMQ },
    {   3, instrux_VPTESTNMW },
    {   6, instrux_VPXORD },
    {   6, instrux_VPXORQ },
    {   6, instrux_VRANGEPD },
    {   6, instrux_VRANGEPS },
    {   2, instrux_VRANGESD },
    {   2, instrux_VRANGESS },
    {   3, instrux_VRCP14PD },
    {   3, instrux_VRCP14PS },
    {   2, instrux_VRCP14SD },
    {   2, instrux_VRCP14SS },
    {   1, instrux_VRCP28PD },
    {   1, instrux_VRCP28PS },
    {   2, instrux_VRCP28SD },
    {   2, instrux_VRCP28SS },
    {   3, instrux_VREDUCEPD },
    {   3, instrux_VREDUCEPS },
    {   2, instrux_VREDUCESD },
    {   2, instrux_VREDUCESS },
    {   3, instrux_VRNDSCALEPD },
    {   3, instrux_VRNDSCALEPH },
    {   3, instrux_VRNDSCALEPS },
    {   2, instrux_VRNDSCALESD },
    {   2, instrux_VRNDSCALESH },
    {   2, instrux_VRNDSCALESS },
    {   3, instrux_VRSQRT14PD },
    {   3, instrux_VRSQRT14PS },
    {   2, instrux_VRSQRT14SD },
    {   2, instrux_VRSQRT14SS },
    {   1, instrux_VRSQRT28PD },
    {   1, instrux_VRSQRT28PS },
    {   2, instrux_VRSQRT28SD },
    {   2, instrux_VRSQRT28SS },
    {   6, instrux_VSCALEFPD },
    {   6, instrux_VSCALEFPS },
    {   2, instrux_VSCALEFSD },
    {   2, instrux_VSCALEFSS },
    {   3, instrux_VSCATTERDPD },
    {   3, instrux_VSCATTERDPS },
    {   1, instrux_VSCATTERPF0DPD },
    {   1, instrux_VSCATTERPF0DPS },
    {   1, instrux_VSCATTERPF0QPD },
    {   1, instrux_VSCATTERPF0QPS },
    {   1, instrux_VSCATTERPF1DPD },
    {   1, instrux_VSCATTERPF1DPS },
    {   1, instrux_VSCATTERPF1QPD },
    {   1, instrux_VSCATTERPF1QPS },
    {   3, instrux_VSCATTERQPD },
    {   3, instrux_VSCATTERQPS },
    {   4, instrux_VSHUFF32X4 },
    {   4, instrux_VSHUFF64X2 },
    {   4, instrux_VSHUFI32X4 },
    {   4, instrux_VSHUFI64X2 },
    {   1, instrux_RDPKRU },
    {   1, instrux_WRPKRU },
    {   2, instrux_PTWRITE },
    {   1, instrux_CLDEMOTE },
    {   4, instrux_MOVDIRI },
    {   4, instrux_MOVDIR64B },
    {   2, instrux_PCONFIG },
    {   1, instrux_PBNDKB },
    {   1, instrux_PREFETCHRST2 },
    {   1, instrux_GF2P8AFFINEINVQB },
    {  10, instrux_VGF2P8AFFINEINVQB },
    {   1, instrux_GF2P8AFFINEQB },
    {  10, instrux_VGF2P8AFFINEQB },
    {   1, instrux_GF2P8MULB },
    {  10, instrux_VGF2P8MULB },
    {   6, instrux_VPCOMPRESSB },
    {   6, instrux_VPCOMPRESSW },
    {   3, instrux_VPEXPANDB },
    {   3, instrux_VPEXPANDW },
    {   6, instrux_VPSHLDW },
    {   6, instrux_VPSHLDD },
    {   6, instrux_VPSHLDQ },
    {   6, instrux_VPSHLDVW },
    {   6, instrux_VPSHLDVD },
    {   6, instrux_VPSHLDVQ },
    {   6, instrux_VPSHRDW },
    {   6, instrux_VPSHRDD },
    {   6, instrux_VPSHRDQ },
    {   6, instrux_VPSHRDVW },
    {   6, instrux_VPSHRDVD },
    {   6, instrux_VPSHRDVQ },
    {   3, instrux_VPOPCNTB },
    {   3, instrux_VPOPCNTW },
    {   3, instrux_VPOPCNTD },
    {   3, instrux_VPOPCNTQ },
    {   3, instrux_VPSHUFBITQMB },
    {   1, instrux_V4FMADDPS },
    {   1, instrux_V4FNMADDPS },
    {   1, instrux_V4FMADDSS },
    {   1, instrux_V4FNMADDSS },
    {   1, instrux_VP4DPWSSDS },
    {   1, instrux_VP4DPWSSD },
    {   1, instrux_ENCLS },
    {   1, instrux_ENCLU },
    {   1, instrux_ENCLV },
    {   1, instrux_CLRSSBSY },
    {   1, instrux_ENDBR32 },
    {   1, instrux_ENDBR64 },
    {   1, instrux_INCSSPD },
    {   1, instrux_INCSSPQ },
    {   1, instrux_RDSSPD },
    {   1, instrux_RDSSPQ },
    {   1, instrux_RSTORSSP },
    {   1, instrux_SAVEPREVSSP },
    {   1, instrux_SETSSBSY },
    {   2, instrux_WRUSSD },
    {   2, instrux_WRUSSQ },
    {   2, instrux_WRSSD },
    {   2, instrux_WRSSQ },
    {   5, instrux_ENQCMD },
    {   5, instrux_ENQCMDS },
    {   1, instrux_XRESLDTRK },
    {   1, instrux_XSUSLDTRK },
    {   6, instrux_VCVTNE2PS2BF16 },
    {   6, instrux_VDPBF16PS },
    {   3, instrux_VP2INTERSECTD },
    {   3, instrux_VP2INTERSECTQ },
    {   2, instrux_LDTILECFG },
    {   2, instrux_STTILECFG },
    {   1, instrux_TDPBF16PS },
    {   1, instrux_TDPFP16PS },
    {   1, instrux_TCMMIMFP16PS },
    {   1, instrux_TCMMRLFP16PS },
    {   1, instrux_TDPBSSD },
    {   1, instrux_TDPBSUD },
    {   1, instrux_TDPBUSD },
    {   1, instrux_TDPBUUD },
    {   2, instrux_TILELOADD },
    {   2, instrux_TILELOADDT1 },
    {   1, instrux_TILERELEASE },
    {   2, instrux_TILESTORED },
    {   1, instrux_TILEZERO },
    {   2, instrux_TILELOADDRS },
    {   2, instrux_TILELOADDRST1 },
    {   1, instrux_T2RPNTLVWZ0 },
    {   1, instrux_T2RPNTLVWZ0T1 },
    {   1, instrux_T2RPNTLVWZ1 },
    {   1, instrux_T2RPNTLVWZ1T1 },
    {   1, instrux_T2RPNTLVWZ0RS },
    {   1, instrux_T2RPNTLVWZ0RST1 },
    {   1, instrux_T2RPNTLVWZ1RS },
    {   1, instrux_T2RPNTLVWZ1RST1 },
    {   1, instrux_TCONJTCMMIMFP16PS },
    {   1, instrux_TCONJTFP16 },
    {   2, instrux_TCVTROWD2PS },
    {   2, instrux_TCVTROWPS2BF16H },
    {   2, instrux_TCVTROWPS2BF16L },
    {   2, instrux_TCVTROWPS2PHH },
    {   2, instrux_TCVTROWPS2PHL },
    {   1, instrux_TDPBF8PS },
    {   1, instrux_TDPBHF8PS },
    {   1, instrux_TDPHBF8PS },
    {   1, instrux_TDPHF8PS },
    {   2, instrux_TILEMOVROW },
    {   1, instrux_TMMULTF32PS },
    {   1, instrux_TTCMMIMFP16PS },
    {   1, instrux_TTCMMRLFP16PS },
    {   1, instrux_TTDPBF16PS },
    {   1, instrux_TTDPFP16PS },
    {   1, instrux_TTMMULTF32PS },
    {   1, instrux_TTRANSPOSED },
    {   6, instrux_VADDPH },
    {   2, instrux_VADDSH },
    {   6, instrux_VCMPPH },
    {   2, instrux_VCMPSH },
    {   1, instrux_VCOMISH },
    {   3, instrux_VCVTDQ2PH },
    {   3, instrux_VCVTPD2PH },
    {   3, instrux_VCVTPH2DQ },
    {   3, instrux_VCVTPH2PD },
    {   3, instrux_VCVTPH2PSX },
    {   3, instrux_VCVTPH2QQ },
    {   3, instrux_VCVTPH2UDQ },
    {   3, instrux_VCVTPH2UQQ },
    {   3, instrux_VCVTPH2UW },
    {   3, instrux_VCVTPH2W },
    {   3, instrux_VCVTPS2PHX },
    {   3, instrux_VCVTQQ2PH },
    {   2, instrux_VCVTSD2SH },
    {   2, instrux_VCVTSH2SD },
    {   2, instrux_VCVTSH2SI },
    {   2, instrux_VCVTSH2SS },
    {   2, instrux_VCVTSH2USI },
    {   4, instrux_VCVTSI2SH },
    {   2, instrux_VCVTSS2SH },
    {   3, instrux_VCVTTPH2DQ },
    {   3, instrux_VCVTTPH2QQ },
    {   3, instrux_VCVTTPH2UDQ },
    {   3, instrux_VCVTTPH2UQQ },
    {   3, instrux_VCVTTPH2UW },
    {   3, instrux_VCVTTPH2W },
    {   2, instrux_VCVTTSH2SI },
    {   2, instrux_VCVTTSH2USI },
    {   3, instrux_VCVTUDQ2PH },
    {   3, instrux_VCVTUQQ2PH },
    {   4, instrux_VCVTUSI2SH },
    {   3, instrux_VCVTUW2PH },
    {   3, instrux_VCVTW2PH },
    {   6, instrux_VDIVPH },
    {   2, instrux_VDIVSH },
    {   6, instrux_VFCMADDCPH },
    {   6, instrux_VFMADDCPH },
    {   2, instrux_VFCMADDCSH },
    {   2, instrux_VFMADDCSH },
    {   6, instrux_VFCMULCPH },
    {   6, instrux_VFMULCPH },
    {   2, instrux_VFCMULCSH },
    {   2, instrux_VFMULCSH },
    {   6, instrux_VFMADDSUB132PH },
    {   6, instrux_VFMADDSUB213PH },
    {   6, instrux_VFMADDSUB231PH },
    {   6, instrux_VFMSUBADD132PH },
    {   6, instrux_VFMSUBADD213PH },
    {   6, instrux_VFMSUBADD231PH },
    {   6, instrux_VFMADD132PH },
    {   6, instrux_VFMADD213PH },
    {   6, instrux_VFMADD231PH },
    {   6, instrux_VFNMADD132PH },
    {   6, instrux_VFNMADD213PH },
    {   6, instrux_VFNMADD231PH },
    {   2, instrux_VFMADD132SH },
    {   2, instrux_VFMADD213SH },
    {   2, instrux_VFMADD231SH },
    {   2, instrux_VFNMADD132SH },
    {   2, instrux_VFNMADD213SH },
    {   2, instrux_VFNMADD231SH },
    {   6, instrux_VFMSUB132PH },
    {   6, instrux_VFMSUB213PH },
    {   6, instrux_VFMSUB231PH },
    {   6, instrux_VFNMSUB132PH },
    {   6, instrux_VFNMSUB213PH },
    {   6, instrux_VFNMSUB231PH },
    {   2, instrux_VFMSUB132SH },
    {   2, instrux_VFMSUB213SH },
    {   2, instrux_VFMSUB231SH },
    {   2, instrux_VFNMSUB132SH },
    {   2, instrux_VFNMSUB213SH },
    {   2, instrux_VFNMSUB231SH },
    {   3, instrux_VFPCLASSPH },
    {   1, instrux_VFPCLASSSH },
    {   3, instrux_VGETEXPPH },
    {   1, instrux_VGETEXPSH },
    {   3, instrux_VGETMANTPH },
    {   1, instrux_VGETMANTSH },
    {  12, instrux_VMAXPH },
    {   3, instrux_VMAXSH },
    {  12, instrux_VMINPH },
    {   3, instrux_VMINSH },
    {   6, instrux_VMOVSH },
    {   4, instrux_VMOVW },
    {   6, instrux_VMULPH },
    {   2, instrux_VMULSH },
    {   3, instrux_VRCPPH },
    {   2, instrux_VRCPSH },
    {   3, instrux_VREDUCEPH },
    {   2, instrux_VREDUCESH },
    {   3, instrux_VENDSCALEPH },
    {   2, instrux_VENDSCALESH },
    {   3, instrux_VRSQRTPH },
    {   2, instrux_VRSQRTSH },
    {   6, instrux_VSCALEFPH },
    {   2, instrux_VSCALEFSH },
    {   3, instrux_VSQRTPH },
    {   2, instrux_VSQRTSH },
    {   6, instrux_VSUBPH },
    {   2, instrux_VSUBSH },
    {   1, instrux_VUCOMISH },
    {   4, instrux_AADD },
    {   4, instrux_AAND },
    {   4, instrux_AOR },
    {   4, instrux_AXOR },
    {   1, instrux_CLUI },
    {   1, instrux_SENDUIPI },
    {   1, instrux_STUI },
    {   1, instrux_TESTUI },
    {   1, instrux_UIRET },
    {   2, instrux_HRESET },
    {   3, instrux_VADDBF16 },
    {   3, instrux_VCMPBF16 },
    {   1, instrux_VCOMISBF16 },
    {   3, instrux_VDIVBF16 },
    {   3, instrux_VFMADD132BF16 },
    {   3, instrux_VFMADD213BF16 },
    {   3, instrux_VFMADD231BF16 },
    {   3, instrux_VFMSUB132BF16 },
    {   3, instrux_VFMSUB213BF16 },
    {   3, instrux_VFMSUB231BF16 },
    {   3, instrux_VFNMADD132BF16 },
    {   3, instrux_VFNMADD213BF16 },
    {   3, instrux_VFNMADD231BF16 },
    {   3, instrux_VFNMSUB132BF16 },
    {   3, instrux_VFNMSUB213BF16 },
    {   3, instrux_VFNMSUB231BF16 },
    {   3, instrux_VFPCLASSBF16 },
    {   3, instrux_VGETEXPBF16 },
    {   3, instrux_VGETMANTBF16 },
    {   3, instrux_VMAXBF16 },
    {   3, instrux_VMINBF16 },
    {   3, instrux_VMULBF16 },
    {   3, instrux_VRCPBF16 },
    {   3, instrux_VREDUCEBF16 },
    {   3, instrux_VRNDSCALEBF16 },
    {   3, instrux_VRSQRTBF16 },
    {   3, instrux_VSCALEFBF16 },
    {   3, instrux_VSQRTBF16 },
    {   3, instrux_VSUBBF16 },
    {   1, instrux_VCOMXSD },
    {   1, instrux_VCOMXSH },
    {   1, instrux_VCOMXSS },
    {   1, instrux_VUCOMXSD },
    {   1, instrux_VUCOMXSH },
    {   1, instrux_VUCOMXSS },
    {   3, instrux_VCVT2PH2BF8 },
    {   3, instrux_VCVT2PH2BF8S },
    {   3, instrux_VCVT2PH2HF8 },
    {   3, instrux_VCVT2PH2HF8S },
    {   3, instrux_VCVTPH2BF8 },
    {   3, instrux_VCVTPH2BF8S },
    {   3, instrux_VCVTPH2HF8 },
    {   3, instrux_VCVTPH2HF8S },
    {   3, instrux_VCVT2PS2PHX },
    {   3, instrux_VCVTBIASPH2BF8 },
    {   3, instrux_VCVTBIASPH2BF8S },
    {   3, instrux_VCVTBIASPH2HF8 },
    {   3, instrux_VCVTBIASPH2HF8S },
    {   3, instrux_VCVTHF82PH },
    {   3, instrux_VDPPHPS },
    {   3, instrux_VMINMAXBF16 },
    {   3, instrux_VMINMAXPD },
    {   3, instrux_VMINMAXPH },
    {   3, instrux_VMINMAXPS },
    {   1, instrux_VMINMAXSD },
    {   1, instrux_VMINMAXSH },
    {   1, instrux_VMINMAXSS },
    {   3, instrux_VCVTBF162IBS },
    {   3, instrux_VCVTBF162IUBS },
    {   3, instrux_VCVTTBF162IBS },
    {   3, instrux_VCVTTBF162IUBS },
    {   3, instrux_VCVTTPD2DQS },
    {   3, instrux_VCVTTPD2QQS },
    {   3, instrux_VCVTTPD2UDQS },
    {   3, instrux_VCVTTPD2UQQS },
    {   3, instrux_VCVTPH2IBS },
    {   3, instrux_VCVTPH2IUBS },
    {   3, instrux_VCVTTPH2IBS },
    {   3, instrux_VCVTTPH2IUBS },
    {   3, instrux_VCVTTPS2DQS },
    {   3, instrux_VCVTPS2IBS },
    {   3, instrux_VCVTPS2IUBS },
    {   3, instrux_VCVTTPS2IBS },
    {   3, instrux_VCVTTPS2IUBS },
    {   3, instrux_VCVTTPS2QQS },
    {   3, instrux_VCVTTPS2UDQS },
    {   3, instrux_VCVTTPS2UQQS },
    {   2, instrux_VCVTTSD2SIS },
    {   2, instrux_VCVTTSD2USIS },
    {   2, instrux_VCVTTSS2SIS },
    {   2, instrux_VCVTTSS2USIS },
    {   2, instrux_VBMACOR16X16X16 },
    {   2, instrux_VBMACXOR16X16X16 },
    {   3, instrux_VBITREV },
    {   3, instrux_HINT_NOP },
    {   3, instrux_HINT_NOP0 },
    {   3, instrux_HINT_NOP1 },
    {   3, instrux_HINT_NOP2 },
    {   3, instrux_HINT_NOP3 },
    {   3, instrux_HINT_NOP4 },
    {   3, instrux_HINT_NOP5 },
    {   3, instrux_HINT_NOP6 },
    {   3, instrux_HINT_NOP7 },
    {   3, instrux_HINT_NOP8 },
    {   3, instrux_HINT_NOP9 },
    {   3, instrux_HINT_NOP10 },
    {   3, instrux_HINT_NOP11 },
    {   3, instrux_HINT_NOP12 },
    {   3, instrux_HINT_NOP13 },
    {   3, instrux_HINT_NOP14 },
    {   3, instrux_HINT_NOP15 },
    {   3, instrux_HINT_NOP16 },
    {   3, instrux_HINT_NOP17 },
    {   3, instrux_HINT_NOP18 },
    {   3, instrux_HINT_NOP19 },
    {   3, instrux_HINT_NOP20 },
    {   3, instrux_HINT_NOP21 },
    {   3, instrux_HINT_NOP22 },
    {   3, instrux_HINT_NOP23 },
    {   3, instrux_HINT_NOP24 },
    {   3, instrux_HINT_NOP25 },
    {   3, instrux_HINT_NOP26 },
    {   3, instrux_HINT_NOP27 },
    {   3, instrux_HINT_NOP28 },
    {   3, instrux_HINT_NOP29 },
    {   3, instrux_HINT_NOP30 },
    {   3, instrux_HINT_NOP31 },
    {   3, instrux_HINT_NOP32 },
    {   3, instrux_HINT_NOP33 },
    {   3, instrux_HINT_NOP34 },
    {   3, instrux_HINT_NOP35 },
    {   3, instrux_HINT_NOP36 },
    {   3, instrux_HINT_NOP37 },
    {   3, instrux_HINT_NOP38 },
    {   3, instrux_HINT_NOP39 },
    {   3, instrux_HINT_NOP40 },
    {   3, instrux_HINT_NOP41 },
    {   3, instrux_HINT_NOP42 },
    {   3, instrux_HINT_NOP43 },
    {   3, instrux_HINT_NOP44 },
    {   3, instrux_HINT_NOP45 },
    {   3, instrux_HINT_NOP46 },
    {   3, instrux_HINT_NOP47 },
    {   3, instrux_HINT_NOP48 },
    {   3, instrux_HINT_NOP49 },
    {   3, instrux_HINT_NOP50 },
    {   3, instrux_HINT_NOP51 },
    {   3, instrux_HINT_NOP52 },
    {   3, instrux_HINT_NOP53 },
    {   3, instrux_HINT_NOP54 },
    {   3, instrux_HINT_NOP55 },
    {   3, instrux_HINT_NOP56 },
    {   3, instrux_HINT_NOP57 },
    {   3, instrux_HINT_NOP58 },
    {   3, instrux_HINT_NOP59 },
    {   3, instrux_HINT_NOP60 },
    {   3, instrux_HINT_NOP61 },
    {   3, instrux_HINT_NOP62 },
    {   3, instrux_HINT_NOP63 },
};
